Resources Contact Us Home
Fusion bonding process and structure for fabricating silicon-on-insulation (SOI) semiconductor devices

Image Number 4 for United States Patent #7989894.

A method of fabricating a semiconductor-on-insulator device including: providing a first semiconductor wafer having an about 500 angstrom thick oxide layer thereover; etching the first semiconductor wafer to raise a pattern therein; doping the raised pattern of the first semiconductor wafer through the about 500 angstrom thick oxide layer; providing a second semiconductor wafer having an oxide thereover; and, bonding the first semiconductor wafer oxide to the second semiconductor wafer oxide at an elevated temperature.

  Recently Added Patents
Method and apparatus for performing real time anomaly detection
Pluggable power cell for an inverter
Method and system for expanding axial coverage in iterative reconstruction in computer tomography (CT)
Network-based dynamic encoding
Configurable caged ball insert for a downhole tool
Data distribution unit for vehicle entertainment system
  Randomly Featured Patents
Cyclopropene complex compositions
Methods and apparatus for mounting cymbals
Closed-loop adaptation of homogenous charge compression ignition operating zone based on ringing index
Fuel assembly grid for light water reactor
Time difference correction circuit for brightness and chrominance signals
Stacked wafer electronic package
Optical fiber amplifier
Process for the isolation of pyrocatechol and hydroquinone
Drum brake device to facilitate visual confirmation of wear
Method of and apparatus for electrical short testing and the like