Resources Contact Us Home
Fusion bonding process and structure for fabricating silicon-on-insulation (SOI) semiconductor devices

Image Number 4 for United States Patent #7989894.

A method of fabricating a semiconductor-on-insulator device including: providing a first semiconductor wafer having an about 500 angstrom thick oxide layer thereover; etching the first semiconductor wafer to raise a pattern therein; doping the raised pattern of the first semiconductor wafer through the about 500 angstrom thick oxide layer; providing a second semiconductor wafer having an oxide thereover; and, bonding the first semiconductor wafer oxide to the second semiconductor wafer oxide at an elevated temperature.

  Recently Added Patents
Stacked type semiconductor memory device and chip selection circuit
Systems and methods for selective text to speech synthesis
Distylium plant named `PIIDIST-I`
Powder pulverising device
Method, device, and system for configuring component carrier in carrier aggregation scenario
System and apparatus for control of published content
Method of making an array of nucleic acid colonies
  Randomly Featured Patents
Constant velocity universal joint
Apparatus and method for estimating a channel condition of a forward link in a mobile communication system
Method and system for well velocity shooting and vertical seismic profiling
Electric circuit arrangements incorporating cathode ray tubes
Disrupting FCRN-albumin interactions
Color management for field-sequential LCD display
Adaptive windowing of FFT data for increased resolution and sidelobe rejection
Low bandwidth image system
Magnetic card key-operated locking device
Seat assembly