Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Profiled rail for advertising/display units
Seat post having a non-uniform cross-section
Tube lighting fixture
Gateway channel utilization
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Electro-optical device, method of manufacturing the same, and electronic apparatus
Cellulose derivative and hydrogel thereof
  Randomly Featured Patents
Method and device for data packet assembly
Human cornichon molecule
Device for the automatic setting in place and positioning of plants
Optical heating device for rapid thermal processing (RTP) system
Optical network termination unit of a hybrid fiber/coax access network
Evaporated fuel adsorbing canister preventing diffusion of fuel therethrough
Cutting tool for milling machines
Simultaneous multisample analysis and apparatus therefor
Urea as a cosurfactant in enhanced oil recovery processes
Combination closure-cup assembly