Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Method or system for investing and/or trading
Circuit arrangement for a piezo transformer, and method therefor
Nanoparticle entrapment of materials
Proximity sensor arrangement in a mobile device
Cable sheath
Global alignment for high-dynamic range image generation
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
  Randomly Featured Patents
System and method for controlling multiple light sources
Sanitary napkin
Capacitive micro-sensor with a lateral protection and manufacturing method
High capacity mobile lime slaker
Filter press
Reformer distillate as gassing additive for transformer oils
Ignition distributor housing anti-rotational locking arrangement
Motor driven exciter
Coupling device for introducing acoustic waves into the body of a life form
Pre-wash apparatus for recycling heavily contaminated polymer tubing