Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Method and apparatus for wireless communication in a mesh network with central control of communication relationships
System and method for supporting fibre channel over ethernet communication
Self cleaning rake
Fuel cell and a method of manufacturing a fuel cell
Austenitic stainless steel welding wire and welding structure
Probiotic Bifidobacterium strains
Linerless labels
  Randomly Featured Patents
Stochastic control optimization for sender-based flow control in a distributed stateful messaging system
Pulse-width modulated relay
Vacuum generator in combustion engine
Mobile speaker unit
Fiber optic connector assembly
Plasma processing apparatus
Process for brominating polystyrenic resins
Safety deposit tube
Insitu epitaxial deposition of front and back junctions in single crystal silicon solar cells
Condensation products of aromatic polyhydroxy compounds and polyamino aliphatic compounds