Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Methods and apparatus for preserving privacy in an RFID system
Automatic engine oil life determination with a factor for oil quality
Method of requesting CQI reports
Pyridylphenyl compounds for inflammation and immune-related uses
Mobile communication terminal provided with handsfree function and controlling method thereof
Packet bundling at the PDCP layer
Medical injector
  Randomly Featured Patents
Aqueous liquid detergent compositions comprising a polymeric stabilization system
Apparatus and method for recovering destroyed data volumes
Ultrasonic treatment chamber for preparing emulsions
RAM synchronized with a signal
Method for fabricating interposers including upwardly protruding dams, semiconductor device assemblies including the interposers
Card connector assembly
Lens for vehicle signal light
Sampling device for blood oxygenator
Tactile load sensing transducer
System and method for pushing calendar event messages from a host system to a mobile data communication device