Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Compounds, compositions and methods for reducing lipid levels
Automated gate system
System and method for managing investment funds
LCD television set capable of external connection with application processor
Location-type tagging using collected traveler data
Methods, systems, and computer-readable media for providing an event alert
Shared system to operationally connect logic nodes
  Randomly Featured Patents
Lead current measurement circuit
Scan pattern generators for bar code symbol readers
1,8-Dihydroxy-9-anthrones derivatives substituted in the 10-position by an unsaturated radical and their use in human and veterinary medicine
Needle bar foot construction for multiple needle skip-stitch tufting machine
Withdrawable device of main circuit for vacuum circuit breaker
Polyester composition
Integrateable optical interleaver and de-interleaver
Hybrid encryption method and system for protecting reusable software components
Operations controller for a fault tolerant multiple node processing system
Electron beam addressed liquid crystal light valve