Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Magnetic reading and writing device
Methods for selective reverse mask planarization and interconnect structures formed thereby
Motor vehicle, toy and/or replica
Automated hotfix handling model
Inhibitors of bacterial tyrosine kinase and uses thereof
Method and apparatus for content-aware resizing of data chunks for replication
Process for brominating unsaturated organic compounds with removal of quaternary ammonium or quaternary phosphonium monochlorides
  Randomly Featured Patents
Blood-purifying membrane
Film cutting apparatus and method
Analog-to-digital converter with calibration
Two-piece swaged center electrode assembly
Pet jacket
Adjustable weights for model race car
Kick-down switching speed optimization for an automatic transmission of a motor vehicle
Snow blower light
Method of forming a high temperature stable ohmic contact to a III-V substrate
Process for preparing lignosulfonates