Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Pivoting resilient skin contacting member for razor cartridges
Backlight assembly and display apparatus having the same
Versatile vibration-damped golf swing-weight system
Maize variety hybrid X00A030
Electromagnetic valve
Apparatus and method for increasing reliability of serving cell change
Mobile communication method, mobile station, and radio base station
  Randomly Featured Patents
Apparatus and method for a direct-sense sense-amplifier with decoded read and write Y-select
Continuous production of ortho-phthalic acid product by two-step catalytic neat oxidation of liquid ortho-xylene with air
Sealed panel mount electrical connector
Wafer level stacked package
Image reproduction developing device with a vibrating supply hopper partition attachment
Removable breaking calibration connector for toroidal conductivity sensor and method of calibration
Staggered cutting knife
Transmitter swing control circuit and method
Soybean processed food
Play house