Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Method for detection and characterization of a microorganism in a sample using time-dependent intrinsic fluorescence measurements
Method and system for physical verification using network segment current
Thermoplastic fluoropolymer composition
Rechargeable battery including a channel member
Large scale data storage system with fault tolerance
Crystalline solvates of 6-(piperidin-4-yloxy)-2H-isoquinolin-1-one hydrochloride
Mobile browser context switching
  Randomly Featured Patents
Current probing system
Engine timing light
Paraffin alkylation
Color picture tube shadow mask
System and method for reducing network traffic between two computing devices
System and method for processing acoustic signals to image behind reflective layers
Procedural stretcher recline controls
Method to evaluate the cleaning performance of brush cleaners in an electrophotographic printer
Method for fabricating memory
Reforming pipe clamp