Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
System and method for converting biomass to ethanol via syngas
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
PVD coated tool
Imidazole derivatives used as TAFIa inhibitors
Event-triggered server-side macros
  Randomly Featured Patents
Vehicular seat
Temperature controlled railway car
Apparatus for treatment of fluid media with ultraviolet irradiation
Resource description framework network construction device and method using an ontology schema having class dictionary and mining rule
Positive registration compliant apparatus for robotic assemblers
Enabling end-to-end testing of applications across networks
Bacillus thuringiensis isolates active against cockroaches
Semiconductor device, method for manufacturing a semiconductor device and mask for manufacturing a semiconductor device