Resources Contact Us Home
Methods of forming insulation layer patterns and methods of manufacturing semiconductor devices including insulation layer patterns

Image Number 5 for United States Patent #7989335.

In a method of forming an insulation layer pattern, an insulation layer is formed on a substrate. An organic layer and a hard mask layer are successively formed on the insulation layer. A preliminary hard mask pattern having first openings is formed by patterning the hard mask layer. A hard mask pattern having the first openings and second openings is formed by patterning the preliminary hard mask pattern. Width control spacers are formed on sidewalls of the first and the second openings. An etching mask pattern is formed by etching the organic layer using the hard mask pattern as an etching mask. The insulation layer pattern having third openings is formed by etching the insulation layer using the etching mask pattern as an etching mask.

  Recently Added Patents
Methods and compositions for improving photodynamic therapy through administration of lipids
Display screen or portion thereof with animated graphical user interface
Self-correcting amplifier system
Method of making a CIG target by cold spraying
Method and apparatus for allocating and obtaining IP address
Methods and apparatus for power amplifier calibration
Capacity and coverage self-optimization method and device in a mobile network
  Randomly Featured Patents
Mechanical means for preventing the twisting of a fiber optic cable while temporarily storing the same
Extended UDDI with item registry functionality
Service dependency notification system
Carrier assembly for percussion instruments
Ferrule assembly and optical module
Semiconductor integrated circuit, RF module using the same, and radio communication terminal device using the same
Removing time delays in signal paths
Process for the production of expandable granules of thermoplastic polymers and relative apparatus
Hand-guided sweeper