Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Organic semiconductor compound, semiconductor device, solar cell and producing method of organic semiconductor compound
Organic light emitting diode device and fabrication method thereof
Carbon nanotube fiber spun from wetted ribbon
Semiconductor device having vertical channel
Pharmaceutical composition for treating CAPRIN-1 expressing cancer
Antibodies to non-functional P2X.sub.7 receptor
Base station apparatus and method for use in mobile communication system
  Randomly Featured Patents
Ripple cancellation
Electric shaver
Laser system with triangulated capacitor encircling the laser head
Battery replacement and magnetic pickup apparatus
Certain azaphenoxathiin compounds
Semiconductor memory
Hydraulic drive system and directional control valve apparatus in hydraulic machine
Voltage stabilizer configuration
Systems and methods for collecting television viewing data and television interactivity
Electronic cryogenic surgical probe apparatus and method