Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Predicting performance of an integrated circuit
Digital display
Method and apparatus for linking a web browser link to a promotional offer
Image browsing device, computer control method and information recording medium
Water slide
Personalized location information for mobile devices
Sealed, waterproof digital electronic camera system and method of fabricating same
  Randomly Featured Patents
Remote controller for massage chair
Method of measuring a surface profile using an atomic force microscope
Endoribonuclease
Circuit for compensating the temperature dependence of gate transit times
Attachment device
Split prismatic annunciator
Safety steering column
Dye-containing polymer composition
Triaxial normal and shear force sensor
Food storage container