Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
System and method for creating a secure trusted social network
Goggle box
System and methods for web-application communication
Catalyst recovery in hydrothermal treatment of biomass
Package carrier and manufacturing method thereof
Liquid crystal display device and control method for a bistable nematic liquid crystal display having two stable textures comprising a uniform or slightly twisted state
Knowledge corroboration
  Randomly Featured Patents
Keyboard tray with adjustable wrist support
Methods for detection of promoter polymorphism in a UGT gene promoter
Water pipe connecting structure
Davit system for an inflatable dinghy or other small inflatable boat
Cell cycle checkpoint genes
Diol treated particles combined with fibers
Apparatus for and method of detecting a coded magnetic thread
Bottle
Image forming apparatus with sheet conveying apparatus that facilitates jam recovery
High-frequency integrated circuit device having a multilayer structure