Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Live-attenuated compositions for bacterial infections
Portable stand
Gemstone
Information retrieval system, information retrieval method, and information retrieval program
Radiation protective garment with forced ventilation and method
Harmonic sensor
Catecholic butanes and use thereof for cancer therapy
  Randomly Featured Patents
Arrangement for attenuating vibration of a roll assembly
Flexible scalable application authorization for cloud computing environments
Massager
Automatic liquid level monitor
Apparatus for the electromagnetic spectrum or optical analysis, in particular photometric, spectrophotometric or image analysis
RibG
Disposable toothbrush having an edible toothpaste composition
Three cylinder engine
Desensitizing anti-tartar dentifrice
High performance power cable shield