Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Optoelectronic semiconductor chip comprising a reflective layer
Key management system
Method for assembling a camera module, and camera module
Enabling improvement in cellular network coverage
Automated difference recognition between speaking sounds and music
Pallet
Bias voltage generating circuit and switching power supply thereof
  Randomly Featured Patents
Fusing apparatus
Jet engine transport vehicle lift system and a build cell
Fungicidal pyridyl iminocarbonates
Apparatus for writing and/or reading information on and/or from optical card
Fabrication method of liquid crystal display panel
Detachable swivel for coupling gangions to longlines and apparatus for automatically attaching same
Piezoelectric thin film element
Single lens reflex camera
Anti-corrosion compositions
Water saving toilet system