Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Wireless communication system, wireless communication device, wireless communication method, and program
Method and a channel estimating arrangement for performing channel estimation
Composition comprising a mixture of dextro- and levo-amphetamines complexed with ion-exchange resin particles to form drug resin particles
Integrated process for the manufacture of fluorinated olefins
Resource compatability for data centers
Sulfonated amorphous carbon, process for producing the same and use thereof
Optical sensor and electronic apparatus
  Randomly Featured Patents
Semiconductor device and method of manufacturing the same
Auger type ice making machine
Reduced size field effect transistor
Receiver having a memory search for fast acquisition of a spread spectrum signal
Integrated locking hinge
Probe for tumour diagnostics or tumour therapy
Holding element for pipes and the like
Method for matching antennas in a nuclear magnetic resonance imaging apparatus
Circuit interrupter with non-symmetrical terminal collar
Synchronization method for discontinuous transmissions in a communications network