Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Monitoring agent programs in a distributed computing platform
Methods and apparatuses for anti-shading correction with extended color correlated temperature dependency
Watch chain
Electronic device, display, image processing apparatus and electronic calculating apparatus
Communication terminal device, communication system, and communication control method
Image heating apparatus
Method and system for advertisement using internet browser to insert advertisements
  Randomly Featured Patents
Cylindrical linear motor
High-speed upstream modem communication
Electronic program guide viewing history generator method and system
Process for preparation of resorcinol
Predicting for all branch instructions in a bunch based on history register updated once for all of any taken branches in a bunch
Ribbon shield for impact line printers
Process cartridge with first, second, and third portions-to-be-positioned by corresponding portions of image forming apparatus
Polyurethanes prepared from hydroxymethyl isocyanurates
Method of making a coated cemented carbide body and resulting body
Sheet treating apparatus featuring a linear conveyance path within a heat developing region