Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Servomotor control circuit
Link establishment in a wireless communication environment
Moving picture decoding device and moving picture decoding method
Adjusting dental prostheses based on soft tissue
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Stack and folding-typed electrode assembly and method for preparation of the same
Liposomes with improved drug retention for treatment of cancer
  Randomly Featured Patents
Flat panel TV stand
Transducer centering system
Electric motor with a stator and a rotor made from laminated layers of plates
Air/fuel ratio detecting device for use in exhaust gas of IC engine
Fast secure method and pressing means for quickly causing data storage devices to have unrecoverable data
Rescue seat
Optical fibre connectors
Toy figure
Planographic printing plate precursor
Yarn traverse apparatus