Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Multi-dimensional tuple support in rule engines
Data output apparatus and data output method
Method for correcting integrating cavity effect for calibration and/or characterization targets
Helmet mandible
Wheel
Information processing apparatus, information outputting method and computer program storage device
Process for the production of an acylation catalyst
  Randomly Featured Patents
Cable hanger
Digital phase comparators
Integrated fuel injector and ignitor assembly
Bent wire orthodontic spring clip
Block polymers and oil-contamination tolerant adhesive compositions
One-sided printing and manufacturing of a mobius strip
Messaging for registration in an unlicensed wireless communication system
Sheet reversing apparatus, image forming apparatus and sheet reversing method
Fill system including a fill pump positioning system
Detachable cap plaque