Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Performance monitoring of advanced process control systems
Module-code verification layer to automatically validate user input
Configuration and incentive in event management environment providing an automated segmentation of consideration
Gaze tracking password input method and device utilizing the same
Nonvolatile semiconductor memory device and method for manufacturing the same
Portable electronic device holder and tether
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
  Randomly Featured Patents
Method of releasably fastening with a releasable fastener
Medical IV bag having improved shelf life and versatility
System and method for paying bills and other obligations including selective payor and payee controls
Apparatus for expressing milk
Additional information for voice group call service
Cable gripping device
Sealing of void area at the top of cup bead of hot melt
Method for obtaining a heat sensitive element by spray-coating
Lyophilizing of liquid drops having arbitrary edges and application thereof to microarrays of biological reagents
Signature hopper loader apparatus and method