Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Handbag
Method for parking or exiting a parking bay and for avoiding a collision of a vehicle, and corresponding assistance systems and vehicle
System and method for detecting states
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Mechanism for visible users and groups
Accessory sleeve
Electronic device assemblies
  Randomly Featured Patents
Ultrasound contrast agent
Processing tester information by trellising in integrated circuit technology development
Tamper-resistant rodenticide bait station
Griddle
Fluid enclosure and methods related thereto
Optical amplifiers, optical communication systems networks using the amplifier and integrated optical nodes including the amplifier
Method of making macrocrystalline or single crystal semiconductor material
Secure content pre-distribution to designated systems
Vehicle body
Rotary joint