Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Conversion of 5-(chloromethyl)-2-furaldehyde into 5-methyl-2-furoic acid and derivatives thereof
Methods for non-linear image blending, adjustment and display
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Handling errors in a data processing system
Apparatus for preventing overcharge of a battery
  Randomly Featured Patents
Applicator for applying an oxidative hair dye and method of repeatedly dyeing individual hair strands uniformly or non-uniformly with same
Portable saw mill
Disposable sludge dewatering container and method
Plant cinnamyl-alcohol dehydrogenase homologs
Electrophotographic imaging device with marking function
Method of checking lottery ticket numbers
Chip package structure
Wafer carrier holder for wafer carriers
Method of providing a phosphorescent coating system through wet-on-wet application and a phosphorescent coating system thereof
Hollow shaft junction connection