Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Solid-state imaging device and electronic apparatus with antireflection structure
Methods and systems for distributing broadcast messages on various networks
Defensin polynucleotides and methods of use
All-angle light emitting element having high heat dissipating efficiency
Real-image zoom viewfinder and imaging apparatus
Methods for determining decoding order in a MIMO system with successive interference cancellation
Combined high and low frequency stimulation therapy
  Randomly Featured Patents
Method, reagents and kit for diagnosis and targeted screening for p53 mutations
High-reliability valve
Mouthpiece, barrel and reed table
Chimney structures for footwear
Grapple device for handling balled trees and shrubs
Lotto ticket scratch-off instrument with bristle end
Wideband digital spectrometer
Lingual arch developer
Validating multiple execution plans for database queries
Swivel coupling