Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
Author signatures for legal purposes
Charged particle source with integrated electrostatic energy filter
Vehicle and communication monitoring
Audio signal clip detection
Systems and methods for providing a collaboration place interface including data that is persistent after a client is longer in the collaboration place among a plurality of clients
Method for forming a semiconductor device using selective epitaxy of group III-nitride
  Randomly Featured Patents
Side-handle baton rack
Buck converter with inductor pre-energizing
Single electron MOSFET memory device and method
Lightweight tenting fabric
Frequency domain kernel processor
Connector
Methods of treatment using heat-treated IGM antibody preparations
Device for the roll-sealing of sheets
Bypass mechanism for a hydraulic drive device
Eyeglasses