Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Parallel power inverter motor drive system
Fusing apparatus and image forming apparatus provided with the same, and heating apparatus
Method and system for billing based on color component histograms
Grounding fitting
Image forming apparatus
Canopy light fixture
Piperazinyl methyl phenyl cyclohexane compound
  Randomly Featured Patents
Automatic self cleaning bladder relief system and failsafe
Methods and systems for shielding in sputtering chambers
In-line pneumatic-tired roller skate with scrapers
Electrical motor
Gene signature for diagnosis and prognosis of breast cancer and ovarian cancer
Complex salt
Vacuum processing method
Cryogenic magnetic probe having new substrate
Disk brake device for vehicle
Stationary induction apparatus having means to monitor insulation dryness