Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Methods and apparatus for address translation functions
Second order correction circuit and method for bandgap voltage reference
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Methods, systems, and computer-readable media for providing an event alert
Method and apparatus for controlling the use of data stored on a media sample
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
Denial of service (DoS) attack prevention through random access channel resource reallocation
  Randomly Featured Patents
Loading and unloading module with track plate, moving plate and guiding plate for optical disk drives
Boxlike package with closable dispensing opening
Pleated draw drape
EP.sub.2 receptor agonists
Independent cooling system for alternative internal combustion engines
Bag-making and packaging machine
Wristwatch
Hook
Soldering controller
Optical apparatus