Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Security access protection for user data stored in a cloud computing facility
Pressure-applying member, fixing device, and image forming apparatus
Particles with high surface charge for crystalline colloidal arrays
Novelty headband
Flip-chip mounting resin composition and bump forming resin composition
High performance data transport system and method
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
  Randomly Featured Patents
Gravity traction and exercise apparatus
Rotatable valve with anti-cavitation structure
Wireless communication system, wireless communication apparatus, wireless communication method and computer program
Centrifugal oxygenator for treatment of waste water and system
Cookware vessel
Portion of a shoe
Method of preparing a permanent magnet DC machine
Transfer bench seat
Guiding and registering different thickness diskettes in a disk drive
Aggregate rate modem