Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Eyeglasses
Methods and apparatus to identify exposure to 3D media presentations
Synchronization of communication equipment
Hermetically sealed atomic sensor package manufactured with expendable support structure
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
Wire guide
High-accuracy centered fractional fourier transform matrix for optical imaging and other applications
  Randomly Featured Patents
Three wheeler flotation conversion kit
Stator for vehicle alternator
Wafer reuse techniques
Systems and methods for cryopreservation of cells
Writing device
Illuminated balloon having a self-contained light member
Clock circuits and counting values in integrated circuits
Pulverized coal fired package boiler
Ceramic binder for polyconductor powders
Ladder shield for stepladders