Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Toy track intersection component
Method for restricting the use of an application program, system for authenticating the user of a measuring apparatus, authentication server, client apparatus and storage medium
Integrated analyses of breast and colorectal cancers
Collating device, collating method, and program
Lighting control device and lighting control method
System and method for detecting executable machine instructions in a data stream
System and method for leveraging independent innovation in entertainment content and graphics hardware
  Randomly Featured Patents
DC linear motor
In-plane switching mode liquid crystal display device
Voltage measurement with spaced reference electrode
Rechargeable battery assembly
Paraffin dehydrogenation using platinum-tin promoted zinc aluminate catalyst and silica-free particles
Method for forming and processing data address mark for hard disk drive
Filter window, lithographic projection apparatus, filter window manufacturing method, device manufacturing method and device manufactured thereby
Pipe connector apparatus and method
Read data valid loop-back for high speed synchronized DRAM controller
System and method for reporting website activity based on inferred attribution methodology