Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Tapered roller bearing
Collapsible bag loading sleeve
Method for the transient expression of nucleic acids in plants
Maneuvering robotic vehicles
Image forming apparatus and method for controlling the same to compensate for registration errors
Synchronizing certificates between a device and server
Method of selectively producing male or female sterile plants
  Randomly Featured Patents
System and method for stabilizing parking curb anchors
Electroluminescent lamps and displays having thick film and means for electrical contacts
Flare reduction buffer for gas barbecues
Residential drain line stop valve
Camera
Adaptive high-order digital-to-analog conversion
Floating-matter removing apparatus
Solar management coating system including protective DLC
Seismic source vibrator having self tuning controller
Alkaline electrochemical cell with a blended zinc powder