Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 6 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Methods and apparatus for achieving multiple bit rates in passive optical networks
(4938
Campanula plant named `PKMM03`
Reconstruction of deforming surfaces by canceling ambient occlusion and refining 3-D shape
Wafer recycling method
Formwork release composition and use thereof
Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure
  Randomly Featured Patents
Variable configuration earring
Image adjusting method and image forming apparatus
Compressor having discharge valve means adapted to enhance the coefficient of performance of the compressor
Fuel oil level measuring apparatus
Avionic electrical connector mounting apparatus
Delay-locked loop
Package for frozen liquids
ACE2 activation for treatment of heart, lung and kidney disease and hypertension
Image display device
Closed loop control of nip pressure in a fuser system