Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Self-correcting amplifier system
System and method for seamlessly increasing download throughput
Toilet bowl
Robot control device
Method of manufacturing semiconductor devices using ion implantation
Automated processing machine used for processing samples placed on slides and having an output device
Data processing apparatus including reconfigurable logic circuit
  Randomly Featured Patents
Absorbents, process for the production thereof and use thereof
Hot water system
Paint feeding device
Power semiconductor device and method of manufacturing a power semiconductor device
Compound trailer hitch with gooseneck support
Scuba gear sanitizing method
Method and apparatus for image scanning input for an image scanning recording apparatus
Portable vehicle navigation system
Motor/generator with equalized coolant distribution
Perpendicular magnetic recording head where main magnetic pole having inclined surface is formed and method of manufacturing the same