Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Methods and apparatus for providing video on demand and network PVR functions using IP streaming
Client network device and method for adjusting parameters of client traffic windows based on discovery of other network devices
Information display device and program storing medium
Memory device and semiconductor device
Orthogonal tunable antenna array for wireless communication devices
Identification of websites that break out of frames
Method and apparatus for re-routing calls in a packet network during failures
  Randomly Featured Patents
Intermittent claudication therapeutic drugs comprising pyrroloazepines
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d
Wind turbine booster
Rotor device capable of dissipating heat
Xanthene derivatives and process for the preparation thereof
Methods and apparatus for data storage and retrieval
Liquid crystal display comprising two pixel regions juxtaposed along a signal line wherein a first pixel electrode is formed in one pixel region and a first common electrode is formed in the o
Method and apparatus for improved cell acquisition with reduced frequency error impact
Methods and devices for promoting endothelial morphogenesis
Structural additions for boosting lateral effectiveness