Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Organic light-emitting display with black matrix
Apparatus and method for sterilizing vessel with electron beam
Combination for composite layered chip package
Semiconductor light-receiving device
Use of a high-oleic and high-tocol diet in combination with a non-tocol antioxidant for improving animal meat quality
System and method of verification of analog circuits
Control apparatus for autonomous operating vehicle
  Randomly Featured Patents
Circuit for providing a compensated bias voltage
Heating and cooking apparatus and fuel composition for use therein
Vacuum cleaner having cyclone dust collecting apparatus
Method to determine responsiveness of cancer to epidermal growth factor receptor targeting treatments
Grease seal for a power screw system
Safety razor or the like
Flood barrier with removable insert for doorway
High voltage integrated circuit diode with a charge injecting node
Apparatus for treating water with a chemical
Motorcycle carrier