Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Media processing method and device
Spectral sensor for checking documents of value
Glass or glass-ceramic pane reflecting infrared radiation
Lithographic apparatus and device manufacturing method
System and method for confirming delivery of an electronic message
Stool
Spatula
  Randomly Featured Patents
Data carrier and a production method for the same
Railway car coupler
Section identification and distribution system monitoring system, method and program product
Lens conversion system for teledioptic or difractive configurations
Controlled, elevated pressure dehydration of poly(arylene sulfide) prepolymerization mixture
Striking plate for a golf club head
Image pickup apparatus
Truss with adjustable ends and metal web connectors
Systems and methods for providing loan management from cash or deferred income arrangements
Portable upright cooler