Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Mobile terminal and method for changing page thereof
Method and system for dynamic storage tiering using allocate-on-write snapshots
Real-image zoom viewfinder and imaging apparatus
Use of endogenous promoters in genetic engineering of Nannochloropsis gaditana
Apparatus and method for exerting force on a subject tissue
Digital media content distribution
Front exterior of an automotive tail lamp
  Randomly Featured Patents
Shielded connector assembly with noise suppressor
High density semiconductor integrated circuit layout
Solid-state voltage switching circuit
Band controlled valve/actuator
Automotive vehicle
Tire mountable stepstool
Device capable of adhering to a wall surface by suction and treating it
Fusion proteins of mycobacterium tuberculosis
Method and system to measure dynamic loads or stresses in aircraft, machines, and structures
Display apparatus using bilinear electromechanical modulator