Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Method and apparatus for transcoding and transrating in distributed video systems
Reception system including a mechanism countering pulsed interference
Air-fuel ratio control apparatus for an internal combustion engine
Motor vehicle, toy and/or replica
Biaxially oriented film which could be thermally laminated with paper and other substrates
Method for generating optical codes for a print-context
System and method for enhanced artificial bandwidth expansion
  Randomly Featured Patents
Pickup bed cover
System for enabling stacking of autochanger modules
Aircraft identification and docking guidance systems
Reformer for fuel cell, and fuel cell system comprising the same
Method and apparatus to implement secured, layered logout from a computer system
Tubing valve
Toner cartridge
Location tracking framework
Kit containing glutaraldehyde coated colloidal metal particles of a preselected size
Golf ball