Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Controlling a video window position relative to a video camera position
Portable computer display structures
System and method for calibrating display device using transfer functions
Liquid crystal display device
Bend resistant cable
Shallow trench media
Vehicle hood
  Randomly Featured Patents
Device for mounting a component
Downhole method using multiple plugs
Flip top locking truck topper
Scent activated, memory enhancing memory stick system
Combined needle recapping tray and lid
Wristband timer watch
Coated abrasive article containing a polyurethane adhesive splice
Method and apparatus for transmitting/receiving control information in packet data communication system
Housing for a communication device
RFID systems using distributed exciter network