Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Mobile terminal including stellar body watching hookup communications function
Signal transfer apparatus
Optical analysis device, optical analysis method and computer program for optical analysis
Tap initialization of equalizer based on estimated channel impulse response
Housing for gas flow indicator
Image forming apparatus with static elimination
(4945
  Randomly Featured Patents
Print plug-in isolation
2,5-disubstituted arylsulfonamide CCR3 antagonists
Foolproof mechanism for server
DRM system for devices communicating with a portable device
Collision-preventing apparatus for electric motor vehicle
Apparatus for trimming three-dimensional workpieces
Pyrrolopyrimidine derivatives
Boardsailing board
Three dimensional composite circuit board
Oxide-based method of making compound semiconductor films and making related electronic devices