Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Light-emitting device
Non-intrusive processor tracing
Electrode for a plasma torch
(4934
Liquid crystal display
Sunglasses
Anti-fake battery pack and identification system thereof
  Randomly Featured Patents
Porcelain knob construction
Infrared encoding of security elements using standard xerographic materials with distraction patterns
Heat shrinkable multi-layer film of hydrolyzed ethylene vinyl acetate and a cross-linked olefin polymer
Optoelectric logic array
Reid Vapor Pressure determination and control in fractional distillation
Gripping tool
Diaminoalkyl di(sulfosuccinates) and their use as builders
Dome muffler
Well treating system with pressure readout at surface and method
Methods and devices for impeding crawling arthropods from entering enclosed and semi-enclosed spaces