Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Method and apparatus for receiving signals in a MIMO system with multiple channel encoders
Downlink scheduling in fractional frequency reuse (FFR) systems
Method for fabricating a nitrided silicon-oxide gate dielectric
Login security with short messaging
Lead frame array package with flip chip die attach
Method and apparatus for using virtual machine technology for managing parallel communicating applications
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
  Randomly Featured Patents
Analyzer device for a VOR navigational receiver
Semiconductor device package and method of assembly thereof
Adjustable, remote-controllable orthopaedic prosthesis and associated method
Pulsating liquid cleaning device
Flexible pipe with in-built end pieces
Skin clip remover
Floating dock
Locking connector for implantable device
Vibration-sensing tool break and touch detector optimized for machining conditions
Photomultiplier