Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Key management policies for cryptographic keys
Fluorescent proteins
Creating three dimensional graphics data
Electrostatic charger and image forming apparatus
Large carrying case
Compositions and methods for lowering triglycerides in a subject on concomitant statin therapy
Method and apparatus for controlled reoxygenation
  Randomly Featured Patents
Target for a pyroelectric camera
Reversible gerotor pump having magnetic attraction between the rotor and the reversing ring
Fugitive binder-containing nuclear fuel material and method of production
Transmission assembly for working vehicles
Image forming apparatus and control method therefor
Muscle training apparatus and method
Method of producing a high resistivity silicon wafer utilizing heat treatment that occurs during device fabrication
Method for the production of concentric machine elements
Warm air massager
Soft-reference magnetic memory digitized device and method of operation