Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Assigning runtime artifacts to software components
Method and system for remotely testing a wireless device
Coordinate measuring device and method for measuring with a coordinate measuring device
Maize variety X00C175
White polyester film and surface light source therewith
Portion of a display panel with an ambiguous facial expression icon
Solid-state imaging device and method for manufacturing the same
  Randomly Featured Patents
Method for producing a shielding molded plastic part
Photo-solidification modeling device
Lockable ratchet buckle
Automated sampling device
Rate 64/65 (d=0, G=11/I=10) run length limited modulation code
Hydrotreating catalyst and process of manufacture
Semiconductor device socket
Hand-operated pallet truck
Methods and systems for reducing performance overhead of code instrumentation based profiling
Grain drill and probe mechanism