Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Haptic feedback device and electronic device
Alignment layer and liquid crystal display having the same
Bioabsorbable polymer containing 2-hydroxyacid monomers
Combination therapy for pancreatic cancer using an antigenic peptide and chemotherapeutic agent
Full cell cooling device including porous element having predetermined path for a coolant flow
Video processing apparatus and video processing method
Image processing apparatus for printing media disc labels based on scene durations
  Randomly Featured Patents
Electroplate to moving metal
Method for extinguishing tank fires, in particular for crude and high vapor pressure flammable liquid
Spinning surfboard CD holder
Electrical connector
Planarizing layer for semiconductor substrates such as solid state imagers
Key fob for an automobile
Functional poly(phenylene ether)/poly(arylene sulfide)/epoxy function alpha olefin elastomer/elastomeric block copolymer/metal salt compositions and process for making thereof
Detachable tip for communicating with adapter and electronic device
Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
Driver for opening and closing dual-blade shutter adapted to be reset without re-opening shutter