Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Vehicle lamp component
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
Haworthia plant named `AMSTERDAM`
Femtocell one-to-many packet delivery
Meter socket cabinet
Limit switch
  Randomly Featured Patents
Auto-flush syringe pump
Method and device for the operation of a workpiece-contacting probe head of the switching type
Aromatic heterocyclic compounds as antiinflammatory agents
Microporous crystalline material, a process for its preparation and its use in detergent compositions
Pigment preparations based on dioxazine compounds
Method for correcting television signals
Self-powered radio integrated circuit with embedded antenna
Rolling mill cooling system
Disposable discharge collector for a drainable stoma pouch with wiper
Projectile catapult and bat toy