Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Electronic component mounting machine and operating instruction method for the same
Error recovery storage along a memory string
Undercabinet plug-in mount
Pre-sealing unit for wire-cut electric discharge machine
Method and apparatus for communication
Internal wiring structure of semiconductor device
Power device and method of packaging same
  Randomly Featured Patents
Method and system for analyzing throughput
Cargo restraint device
Lifts for pedals of musical instruments
Device for recording flight data
Information recording medium, integrated circuit, recording/playback apparatus, computer program, and information recording/playback method
System and method for block error correction in packet-based digital communications
Separation process
Apparatus for overlay welding of a tube exterior
Systems and methods of mitigating phantom call traffic
Infrared sensor and method of producing the same