Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Shower bench
Jet pump and reactor
Method of making a low-Rdson vertical power MOSFET device
Vehicle motion control device
Sperm factor sequences
(4947
Method and system for tracking mobile electronic devices while conserving cellular network resources
  Randomly Featured Patents
Rotary turret and reusable specimen holder for mass spectrometer
Surge detection system using engine signature
Filtration apparatus
Image processing apparatus and control method thereof
Performance analyses of micromirror devices
Process for the production of ultrahigh purity silane with recycle from separation columns
Pulling type exerciser
Storage medium having game program stored thereon and game apparatus
Developing roller employing an elastic layer between conductive shaft and outer conductive layer and developing apparatus
Apparatus and method for generating a clock signal