Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Synergistic compositions for the treatment of topical viral infections
Management of memory array with magnetic random access memory (MRAM)
Disk drive to enable defect margining
Light-emitting device
Mobile camera localization using depth maps
Sponge
Energy storage device package
  Randomly Featured Patents
Semiconductor device and signal processing method for synchronizing data with a data strobe signal
Heating device for use with asphalt pavement resurfacing equipment
Fuel recirculation system
Pharmaceutical composition for treatment of non-small cell lung cancer
Intracellular trapping of therapeutics or tracer agents
Press for pressing batches of articles dry
Photocatalyst, process for producing the same and photocatalyst coating composition comprising the same
Low profile telescopic conveyor assembly
Active or self-biasing micro-bolometer infrared detector
XML based transaction detail records