Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Reframing circuitry with virtual container drop and insert functionality to support circuit emulation protocols
Use of endogenous promoters in genetic engineering of Nannochloropsis gaditana
Method and apparatus for providing auto-completion of information
Peptides useful in the treatment and/or care of skin, mucous membranes, scalp and/or hair and their use in cosmetic or pharmaceutical compositions
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Quantum dot template for fast and simultaneous detection of different infectious agents
Filler containing composition and process for production and use thereof
  Randomly Featured Patents
Isolated polynucleotides encoding d-arabino-3-hexulose-6-phosphate synthases from Methylophilus methylotrophus
Branched nanostructures and method of synthesizing the same
Optical assaying method and system having rotatable sensor disk with multiple sensing regions
Booth encoding circuit for a multiplier of a multiply-accumulate module
Dynamic polishing fluid delivery system for a rotational polishing apparatus
Process for preparing sulfonated arylphosphines
Field programmable device having test provisions for fault detection
Method and apparatus for equalizer updating and sampling rate control
Systems and methods for performing quantum computations
LED illuminating device