Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Logic circuit, address decoder circuit and semiconductor memory










Image Number 10 for United States Patent #7982505.

Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.








 
 
  Recently Added Patents
Processor micro-architecture for compute, save or restore multiple registers, devices, systems, methods and processes of manufacture
Charging current control method and charging system
System and methods for weak authentication data reinforcement
Electric washing machine
Prioritizing application data for transmission in a wireless user device
Vehicle grille
Methods and apparatus for deactivating internal constraint curves when inflating an N-sided patch
  Randomly Featured Patents
Semiconductor integrated circuit device
Production of anthraquinone
Control means for the relative displacement of the electrodes of an EDM apparatus
Printer having processor with instruction cache and compressed program store
Selection of materials and dimensions for a micro-electromechanical switch for use in the RF regime
HMG-COA reductase-inhibiting imino-substituted pyridines
Hollow fiber identification
Radiant heating
Floral display case
Power transmission belt