Resources Contact Us Home
Chemical mechanical polishing (CMP) method for gate last process

Image Number 7 for United States Patent #7981801.

A method for fabricating a semiconductor device is provided which includes providing a semiconductor substrate, forming a plurality of transistors, each transistor having a dummy gate structure, forming a contact etch stop layer (CESL) over the substrate including the dummy gate structures, forming a first dielectric layer to fill in a portion of each region between adjacent dummy gate structures, forming a chemical mechanical polishing (CMP) stop layer over the CESL and first dielectric layer, forming a second dielectric layer over the CMP stop layer, performing a CMP on the second dielectric layer that substantially stops at the CMP stop layer, and performing an overpolishing to expose the dummy gate structure.

  Recently Added Patents
Method and apparatus for decoding/encoding a video signal with inter-view reference picture list construction
Snapshots in de-duplication
Nitride semiconductor laser device
Power or voltage oscillation damping in a power transmission system
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Image forming apparatus, control method of image forming apparatus, and storage medium
  Randomly Featured Patents
Implant for osteosynthesis device in particular of the backbone
Combustion chamber system with obstacles for use within combustion-powered fastener-driving tools, and combustion-powered fastener-driving tools having combustion chamber system incorporated t
Etch recipe for embedded DRAM passivation with etch stopping layer scheme
Device for measurement and analysis of electrical signals of an integrated circuit component
Wire harness joint
Surgical drape and suture
Output buffer with a reduced transient bouncing phenomenon
Cable connector
Builder tool and interface for system supporting multiple virtual machines
Control module