Resources Contact Us Home
Chemical mechanical polishing (CMP) method for gate last process

Image Number 3 for United States Patent #7981801.

A method for fabricating a semiconductor device is provided which includes providing a semiconductor substrate, forming a plurality of transistors, each transistor having a dummy gate structure, forming a contact etch stop layer (CESL) over the substrate including the dummy gate structures, forming a first dielectric layer to fill in a portion of each region between adjacent dummy gate structures, forming a chemical mechanical polishing (CMP) stop layer over the CESL and first dielectric layer, forming a second dielectric layer over the CMP stop layer, performing a CMP on the second dielectric layer that substantially stops at the CMP stop layer, and performing an overpolishing to expose the dummy gate structure.

  Recently Added Patents
Markers of acute myeloid leukemia stem cells
Integrated transmit/receive switch
Method and CTDevice for computer tomographic spiral scanning of a patient
Methods and systems for optimizing data accesses
Inductive antenna coupling
Coated article and method for making the same
Progressively discovering and integrating services
  Randomly Featured Patents
Image display apparatus, image display monitor and television receiver
Wrap-around carton forming machine
Servo loop processor
Surface configuration of a vehicle and a toy
Flat capacitor having an active case
Adaptive multi-level threshold system and method for power converter protection
Time division multiplexing over broadband modulation method and apparatus
Oxytitanium phthalocyanine, process for producing same and electrophotosensitive member using same
Tetracycline derivatives and process for preparing them
Method of making one-piece lidded container and containers made by the same