Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for manufacturing an electronic display device covered with a protective plate










Image Number 3 for United States Patent #7981239.

A process for manufacturing an electronic display device comprising a substrate coated with a display having an active zone and a connection zone, the display being attached by an adhesive crosslinkable by radiation to a protective plate. This process comprises: a) application of the adhesive to the display and/or this plate; b) attachment, by bonding, of the plate to the display; c) radiation through the plate in order to crosslink the adhesive; then d) removal of one portion of the plate covering the connection zone, with a view to rendering the latter electrically accessible. Prior to step a) a masking layer that is opaque to the radiation is deposited so that it opposes the crosslinking of the adhesive applied opposite the sole connection zone, and after step d), removed from the connection zone is the uncrosslinked adhesive, which has not been removed with the portion of the protective plate.








 
 
  Recently Added Patents
Rewarding independent influencers
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Apparatus and method for providing vehicle data for testing product
Content distribution system, mobile communication terminal device, and computer readable medium
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
Apparatus and method for transmitting/receiving data in a communication system
Can seam inspection
  Randomly Featured Patents
Arithmetic unit for use in data processing systems
Battery charger control device with D-C disconnect and A-C interrupt
Loop distributor for reforming station
Lens module and camera employing the same
Power supply detection and indication
Smoking article with improved mouthend piece
Multiple-gate transistors and processes of making same
Outboard motor
Monolithic vertically integrated composite group III-V and group IV semiconductor device and method for fabricating same
Pipelining a content addressable memory cell array for low-power operation