Resources Contact Us Home
Integrated circuit incorporating decoders disposed beneath memory arrays

Image Number 19 for United States Patent #7978492.

A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.

  Recently Added Patents
Automated processing machine used for processing samples placed on slides and having an output device
Interlock apparatus for vacuum circuit breaker
Method for eliciting an immune response to human telomerase reverse transcriptase
Storing a location within metadata of visual media
Architecture, system and method for testing resistive type memory
Eyeglass component
Integrated circuit testing with power collapsed
  Randomly Featured Patents
Adhesive hang tab
Stabilizing windings for tilting and shifting modes
Process for production of acrylonitrile
Film coating composition for whitening teeth
Shaft coupling
Coffee machine
Foamable, acidic cleaning compositions
Giant magnetoresistance (GMR) read head with reactive-ion-etch defined read width and fabrication process
Method of manufacturing aluminum in a Hall-Heroult cell
Packaging for reclaiming scrap metal