Resources Contact Us Home
Integrated circuit incorporating decoders disposed beneath memory arrays

Image Number 19 for United States Patent #7978492.

A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.

  Recently Added Patents
Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
Diagnostic data interchange
Defect detection system and method
Method of targeting hydrophobic drugs to vascular lesions
Reception system including a mechanism countering pulsed interference
Optoelectronic devices and a method for producing the same
  Randomly Featured Patents
Vehicle-trailer signal converter
Prevention of water staining of aluminum
Remedy for CAG repeat expansion diseases
Method for treating sludge precipitated in a plating bath containing haloid ions
Repeater circuit box
System for driving electric vehicles
Insulated panel
Method of coating an article with a solventless acrylic epoxy impregnating composition curable in a gas atmosphere without heat
Apparatus and method for transferring data from a transmit buffer memory at a particular rate
Double-drum winder