Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Memory device and self interleaving method thereof
Polyfunctional sulfur-containing epoxies and compositions thereof
System and method for redirected firewall discovery in a network environment
Rose plant named `ESM R044`
System and method for measuring an analyte in a sample
Image processing system, image processing apparatus, control method for image processing apparatus, and storage medium
Toner cartridge and image forming apparatus including the same
  Randomly Featured Patents
Slope stabilization system and method
Automatic developing device, roller washing method, photosensitive material processing device, and preparation method for processing liquid
Electric circular saw with a safety guard
Petunia plant named `Brevt`
Bleaching composition
Compounds for modulating cell proliferation
Upper block
Method for preparing a carbon/carbon composite
Method for modifying insulating or semi-conductive surfaces, and resulting products
Simultaneous multi-user document editing system