Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Utility knife
Method of fabricating a solar cell with a tunnel dielectric layer
Alterable account number
Compounds, compositions and methods for reducing lipid levels
Hybrid interconnect scheme including aluminum metal line in low-k dielectric
Mobile communication device and method for providing positioning information
Animation control apparatus, animation control method, and non-transitory computer readable recording medium
  Randomly Featured Patents
Multi walled container and method
Core locking device
Grading rake
Method and apparatus for packaging linear material
Flexible fiber optic microbend device, with interlocking flexible fibers, sensors, and method use
Low-noise arrayed sensor radiation image detecting system wherein each sensor connects to a buffer circuit
Piezoelectric porcelain composition, and piezoelectric ceramic electronic component
High-voltage power supply for video display apparatus
Ceramic cap for insulation anchor
Method and apparatus for generating and detecting initialization patterns for high speed DRAM systems