Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Stacked type semiconductor memory device and chip selection circuit
System and method for combined I/Q generation and selective phase interpolation
Inflatable workshop
Method and device for generating low-jitter clock
Multichannel device utilizing a centralized out-of-band authentication system (COBAS)
Asynchronous line interface rate adaptation to the physical layer with synchronous lines at the connection layer
Synthetic refrigeration oil composition for HFC applications
  Randomly Featured Patents
Ring having adjustably mounted rapidly rotatable indicia-bearing member
Substrate-less microelectronic package
Lighter-than-air aircraft
Computed tomography gantry
Image-forming method employing light-sensitive material containing silver halide, reducing agent and a mixture of polymerizable compounds
Thermoplastic olefin composition containing an ethylene polymer for making molded parts having a good paint adhesion/durability balance
Chromatographic strip having non-compressed edges
Rotary harrows
Method and markers for determining the genotype of horned/polled cattle