Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Subband SNR correction in a frequency selective scheduler
Linear book scanner
Projection illumination system for EUV microlithography
Method for manufacturing a turbine engine vane
Methods for measuring media performance associated with adjacent track interference
Audio processing in a multi-participant conference
Method of synchronization for low power idle
  Randomly Featured Patents
Hermetically sealed data storage device with double seam seal
Waterproof breathable fabric laminates and method for producing same
Scalable multistage interconnection network architecture and method for performing in-service upgrade thereof
Combined head rail, brackets and tilt rod for venetian blind
Image forming apparatus having emergency stop image processing features
Holder for an electronic device with surface ornamentation
Uninterruptible oil supply in planetary system
Automotive rear safety checking apparatus
Humidity detection and power cut-off device
Technique for depositing coatings by pyrolysis/decomposition of precursor gas or gases