Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
High dynamic range pixel structure
Obviation of recovery of data store consistency for application I/O errors
Pressure washer
Dynamic data caches, decoders and decoding methods
Oscillation circuit
Surveillance apparatus and method for wireless mesh network
Method of manufacturing a plurality of electronic assemblies
  Randomly Featured Patents
Apparatus connectable to a computer network for circuit design verification, computer implemented method for circuit design verification, and computer program product for controlling a compute
HP-3228 and related peptides to treat sexual dysfunction
Folder and rider thereof
Cake container
Semiconductor encapsulation material and method for encapsulating semiconductor using the same
Apparatus and method for forming and bonding a thermoplastic part from thermoplastic blanks
Manufacturing method of semiconductor device
Aqueous textile treatment agent and crease resist finishing of textile material
Horizontal augmented thrust system and method for creating augmented thrust
Television audio monitor method and system