Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Controlling access to resources on a network
Method and apparatus for content-aware resizing of data chunks for replication
Implicit certificate scheme
Snap-engagement structure
Server chassis
Method and system for reduction of decoding complexity in a communication system
Adaptive flow for thermal cooling of devices
  Randomly Featured Patents
DNA encoding a human membrane protein
Hypodermic syringe
Liquid crystal display device with an electric-field shielding layer and method of fabricating the same
Artificial intelligence analyzer and generator
Candle lamp
Carry handle
Retarding valve at a single-tower air drier
Crystal article and method for forming same
Method and apparatus for aspirating secreted fluids from a wound
Semiconductor device and method of shunt test measurement for passive circuits