Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Adaptive analog echo/next cancellation
Pressure washer
Blur correction device and imaging apparatus
Method and apparatus for triggering expiration of a data tag device
Multi-carrier operation for wireless systems
Towel clip
  Randomly Featured Patents
Radial vane pack for rotary separators
Electronic gaming device offering a game of knowledge for enhanced payouts
Ratchet wrench
Method for surface treatment of semiconductor substrates
Digital video display employing minimal visual conveyance
Method of fabricating photovoltaic cells
Pulmonary vein arrhythmia diagnostic device and method for use
Method for producing isocyanates
Door bin for a refrigerator
Ink for ink jet and ink jet recording apparatus