Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Method and computer system for automatic vectorization of a vessel tree
Stabilization of dicarbonate diesters with protonic acids
Wind turbine
Compounds and their salts specific to the PPAR receptors and the EGF receptors and their use in the medical field
Information processing apparatus and power supply controlling method
System and method for judging success or failure of work of robot
Method and system for coding an information signal using closed loop adaptive bit allocation
  Randomly Featured Patents
Beam forming method, apparatus and system
Dispensing container
Method and compositions for inhibition of tumor cell induced platelet aggregation
Automatic air inlet and outlet valve assembly having upper chamber opening
Pulse height analyser
Inbred corn line PHB6R
Three-terminal cascade switch for controlling static power consumption in integrated circuits
Method and apparatus for managing packet memory
Multiply tasked touchpad remote control