Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Transfer device and image forming apparatus including regulation member
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Solar power system with communication network utilizing magnetic fields
Puncture resistant fabric
Round carrying case
Method and CTDevice for computer tomographic spiral scanning of a patient
Methods and systems for detecting icing conditions
  Randomly Featured Patents
Tool handle
Impregnating solutions based on at least one reactive thermoplastic poly (imide-amide) oligomer and a coreactant, which can be used especially for the production of preimpregnated intermediate
Support piece for bodywork elements
Enhanced predistortion method and apparatus
Method and apparatus for performing multiple bit rate video encoding and video stream switching
Control system for a load handling apparatus
Trolling motor
Radio frequency (RF) coil array with double asymmetric saddle coil pairs
Nanocrystalline phosphor and coated nanocrystalline phosphor as well as method of preparing coated nanocrystalline phosphor
Exercise rowing machine