Resources Contact Us Home
Semiconductor wafer including cracking stopper structure and method of forming the same

Image Number 7 for United States Patent #7977232.

A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.

  Recently Added Patents
Pattern transfer apparatus and method for fabricating semiconductor device
Plants and seeds of hybrid corn variety CH367819
Probiotic enriched and low organic acid food products
Mobile communication method, mobile station, and network device
Vehicle-mounted camera stabilized passively by vibration isolators
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Non-volatile flash-RAM memory with magnetic memory
  Randomly Featured Patents
Apparatus and method for evaluating color negatives
Magnetic resonance imaging and spectroscopy using an excitation pulse for multiple-dimensional selectivity
Brush for a washing roller
Sensor circuit and method of producing it
Programmed cell death antagonist protein
Method using gas-gas heat exchange with an intermediate direct contact heat exchange fluid
Clear door vending machine
Handheld electronic device
Method and apparatus for aligning the operation of a plurality of processors