Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Methods and apparatus for address translation functions
Methods and compositions for improving photodynamic therapy through administration of lipids
Terminal device, system and computer readable medium
Mobile communication device and method for providing positioning information
Methods and systems for dynamic spectrum arbitrage
Porous polymeric resins
Display apparatus
  Randomly Featured Patents
Circuit interrupting device with single throw, double mode button for test-reset function
Carrying bag convertible into an envelope
Washing machine operations methods
Simplified multi-output digital to analog converter (DAC) for a flat panel display
Yaw-compensated vehicle anti-skid system
Hysteretic regulator with output slope detection
Seat for a suspended rope
Phase converter controlled by D-C power
Guitar saddle having an inclined lever portion