Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Uplink synchronization management in wireless networks
Manufacturing method for semiconductor device carrier and semiconductor package using the same
Semiconductor IC including pulse generation logic circuit
Organic light emitting device connection methods
Dithering method and apparatus
Reusing data in user run book automation
  Randomly Featured Patents
Fibrillated pultruded electronic component
Semiconductor integrated circuit designing apparatus, semiconductor integrated circuit designing method, semiconductor integrated circuit manufacturing method, and readable recording media
Stripper tool for sheathed cable
Pattern formation method
Motion vector estimation apparatus and motion vector estimation method
Terminal for spiral contactor and spiral contactor
Implant for fixing bone plates
Surface-treated plastic article and method of surface treatment
Monitoring of physiological analytes
Brake apparatus for irrigation line