Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
White polyester film and surface light source therewith
Electric power steering apparatus
Contact sensor, driver device, and care bed
Package for product
Reuse of static image data from prior image frames to reduce rasterization requirements
Communicating channel state information using predictive vector quantization
  Randomly Featured Patents
Key holder
Baby rocker
Preparation of articles using metal injection molding
Method and system for chemical mechanical polishing pad cleaning
Method and apparatus for reducing the peak envelope voltage of an RF transmitter while maintaining signal average power
System for elevating an exercise treadmill
Hybrid injection molding machine
Method for controlling an accumulating device
Asynchronous phase acquisition unit with dithering
Apparatus and method for preparing data to generate simulation model, and program thereof