Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Plural component proportioner
System for seeking for an optimal configuration of a bi-, tri- or multi-ventricular cardiac resynchronization implanted device
Resolution setting apparatus, resolution setting method, and recording medium recording a resolution setting program when a television is used as a monitor of a computer
Doherty amplifier circuit
System and method for customized prompting
Image processing system, image processing apparatus, control method for image processing apparatus, and storage medium
Portable multimedia player
  Randomly Featured Patents
Pulse radio-localization system
Query categorizer
Coupler and jack assembly
Method for identifying and communicating with a plurality of slaves in a master-slave system
Foot support block for runner
Dispenser for dispensing fragrances
Phosphor and manufacturing method thereof
Syntheses of trisulfonated phthalocyanines and their derivatatives using boron (111) subphthalocyanines as intermediates
Voltage reference circuit with feedback circuit
Method of performing a nephrostomy procedure with connector assembly