Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Vehicle seating system and method for reducing fatigue with changing actuator movement
Controlling generation of debug exceptions
Reaction medium for detecting and/or identifying bacteria of the Legionella genus
Device for producing a connection grid with an integrated fuse
Wireless updating of hearing devices
Scanning of a touch screen
Incentive based recommendation method for mobile station content
  Randomly Featured Patents
Fabricated case
Gearing transmission
Vehicle-use propeller shaft
Cross assembly for drive line joint and corresponding drive line joint
Method and system of performing incremental SQL server database backups
Burner device with a porous body
Constant voltage generator and electronic equipment using the same
Combined high pressure cleaning and suction appliance
Method and apparatus for making monochrome facsimiles of color images on color displays
Strained channel FinFET