Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Method of forming an isolation structure
System and method for redundant array copy removal in a pointer-free language
Power device and method of packaging same
Method, system and computer program product for verifying floating point divide operation results
Waterproof wound protector
Nonvolatile semiconductor memory device
Low powered activation arrangement and method thereof
  Randomly Featured Patents
Off-chip driver circuit
Transparent colorless glass-ceramics especially suitable for use as stove windows
Pneumatic system for residential use
Microstructural refinement of cast metal
Image sensor and fabrication method thereof
Liquid crystalline 4"-cyano- or 4"-nitrobenzylidene-4'-(N,N-dialkylamino)-1-aminoazabenzene dyes
Rewritable disk-shaped optical recording medium
Piezoelectric vibrator, manufacturing method thereof and linear actuator having the same
Packaging box
Fact checking method and system