Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Circuit for and method of enabling communication of cryptographic data
Housing for gas flow indicator
Sabatier process and apparatus for controlling exothermic reaction
Dye sensitised solar cell
Server-side connection resource pooling
Documentation roadmaps and community networking for developers on large projects
Once daily formulations of tetracyclines
  Randomly Featured Patents
Pagewidth inkjet printheads with defect tables
Adjustable mold for horizontal continuous casting apparatus
Process for manufacturing a catalytic material
Switch assembly for maintaining an electric time switch clock synchronized with real time
Camera with AF auxiliary illumination
Current mode output stage circuit with open loop DC offset reduction
Interprocessor switching network
Process for applying a thin, transparent layer onto the surface of optical elements
Organic compounds and their pharmaceutical use
Packet transmitter apparatus