Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Method of interfacing a host operating through a logical address space with a direct file storage medium
Beverage container lid
Digital IF demodulator for video applications
Method and apparatus for information exchange over a web based environment
Data communication apparatus, method of controlling the same, program, and storage medium
Translation system adapted for query translation via a reranking framework
Method and apparatus for policy-based network access control with arbitrary network access control frameworks
  Randomly Featured Patents
Salts and polymorphs of 9-(2,2-dimethylpropyl-aminomethyl) minocycline
Rolling roller and rolling mill
Combined coat and trouser hanger
Method of modifying cellular differentiation and function and compositions therefor
Coaxial connector torque application device
Optical communication using duobinary modulation
Electrical bushing having a convertible central conductor
Application streaming and network file system optimization via feature popularity
Integrated circuit metallization with zero contact enclosure requirements
True angular catheter shaft deflection apparatus