Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Magnetic resonance imaging apparatus
Method and system for automatically identifying wireless signal quality of a region
Method for producing SOI substrate and SOI substrate
Display for gloves
Automated hotfix handling model
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
  Randomly Featured Patents
Device for pivoting and positioning head of hand tool
High track density magnetic media with pitted optical servo tracks and method for stamping the tracks on the media
Thermal transfer apparatus equipped with ink ribbon uniform separation means
Device for setting precious stones
Anti-submarining airbag module
Self-emission type display device
Arrow nock
Traveling sheet thickness changing method for cold tandem roller
Method and apparatus for two-color thermal point of sale (POS) printing
Method for isolating DNA from biological cells