Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
System and method for managing self-refresh in a multi-rank memory
Rechargeable battery
Portion of a display panel with an ambiguous facial expression icon
Hybrid fiber constructions to mitigate creep in composites
Configurations and methods for effluent gas treatment
  Randomly Featured Patents
Chromatic registration for biological sample imaging
Inorganic coating compositions with alkali silicate
Bat swing guide
Miniature rose plant named `KORnilsca`
1-Hydroxymethyl-1-1-oxo prostane derivatives of the E and F series
Exhaust gas recirculation system
Built-in self-test for multi-channel transceivers without data alignment
Opener for screwed cap containers
Amplitude shifted information embedding and detection method based upon the phase equalization
Bottle cap