Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Flexible pouch
System and method of verification of analog circuits
Ultra-wideband communication system and method
Method for producing an adhesive fastening element made of plastic
Community profiling for social media
Reactor core of liquid metal cooled reactor
System and method for producing statistically valid assay means and ranges for quality control materials
  Randomly Featured Patents
Battery system
Aircraft moving device
Device for releasably fastening tube or pipe ends
Method for controlling a machine for treating containers
Packing assembly for oilfield equipment and method
Thermal vacuum bottle
System for feeding elongated documents to reproducing apparatus
Connector which can be reduced in operating force and miniaturized
Method for model-free control of general discrete-time systems
Combination box and lid