Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Managing deduplication density
SMS transport resource control
Semiconductor device having vertical channel
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Sabatier process and apparatus for controlling exothermic reaction
Integrated circuits with magnetic core inductors and methods of fabrications thereof
Aggregating completion messages in a sideband interface
  Randomly Featured Patents
Telephone machine with TV receiver
Post-polishing semiconductor surface cleaning process
Widely tunable laser
Intravascular devices, retrieval systems, and corresponding methods
Pneumatic volume booster for valve positioner
Method for manufacturing a metal powder by granulation of a metal melt
Novel mercaptoorganopolysiloxanes
Phase-comparator-less delay locked loop
Process for manufacturing hydrogen peroxide
Electrical extension cord with capability for multi-positional fixed mounting