Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Adaptive block pre-fetching method and system
Exposure method, exposure apparatus, and method for producing device
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
Software management system for network data processing systems
Method of sheet alignment and method of post-processing comprising the same and method of image formation
Matching a usage history to a new cloud
High performance adaptive switched LED driver
  Randomly Featured Patents
Systems and methods for biosensing and microresonator sensors for same
Starter motor
Nitride-based white light emitting device and manufacturing method thereof
Address translation performance in virtualized environments
Imidazole compounds in compositions and methods in thrombolytic therapy
Liquid applicator for cut sheets
Process for producing core for casting
M=7 (1,3) runlength limited code for multi-level data
Electrical cable support in extendable conveyor
Method and apparatus for affecting a portion of an integrated circuit