Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Method for modeling and analyzing linear time invariant systems with time delays
Image processing apparatus, method, and storage medium for performing soft proof processing
Methods and apparatus for deactivating internal constraint curves when inflating an N-sided patch
Timing and cell specific system information handling for handover in evolved UTRA
Molecular sieve
Electric rotating machine for vehicle
Mitigating single point failure of devices in an analyte monitoring system and methods thereof
  Randomly Featured Patents
Food processing apparatus
Material handling platform for material transport vehicle
Airbag cushion with cinch tube for reduced out-of-position effects
Compositions and methods for enhancing paracellular permeability across epithelial and endothelial barriers
HTS cryomagnet and magnetization method
Emergency evacuation rappel line anchor mount apparatus
Stacked electrical card connector assembly
Silene plant named `Prairie Fire`
Semiconductor-on-insulator body-source contact using additional drain-side spacer, and method