Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Optical cable plug-in detection
Anthranilic diamide compositions for propagle coating
Nonvolatile memory device
Identification of websites that break out of frames
Fluorescent molecule and method for detecting target nucleic acid
Liquid crystal display device
Sending targeted product offerings based on personal information
  Randomly Featured Patents
Bathing brush
Personal computer for performing charge and switching control of different types of battery packs
Ultrasound coupling medium warmer and storage means
Process for extracting metal values from aqueous solution
Device and method for reducing tire wear on an agricultural vehicle
Bracelet watch
Ultrasound imaging system having computer virus protection
Incineration apparatus and method which suppress generation of dioxins
Method for fabricating flat panel display device
Pyrophoric gas neutralization chamber