Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Membrane-supported catalysts and the process of oxidative dehydrogenation of ethane using the same
Safety razor
Solenoid housing with elongated center pole
Method to protect data on a disk drive from uncorrectable media errors
Disinfection of packaged articles
Methods and systems for network printing with user selectable settings
Display screen with animated graphical user interface
  Randomly Featured Patents
Portable terminal device having timer
Bottom gate thin film transistor and active array substrate
Natural bristle replacement for cosmetic and other brushes
Oil recovery method and apparatus
Flange nut for mine roof bolt
Solid-state imaging device
Aircraft with reduced environmental impact
Wireless local area network system with improved transfer efficiency and data transfer method for same
Repositionable hand truck
Utility knife