Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Interface circuit
Self cleaning rake
Load balancing for parallel tasks
System and method for performing image correction
Masking method and apparatus
Integrated circuit with electromagnetic intrachip communication and methods for use therewith
Techniques for image segment accumulation in document rendering
  Randomly Featured Patents
Electrical connector
Multiple output power mode amplifier
Cabinet knob
Methods for varnish removal and prevention in an internal combustion engine
Method for production of a medical marker
Process for desulfurization using particulate zinc oxide shapes of high surface area and improved strength
Lift pin actuating mechanism for semiconductor processing chamber
Fourchettes for a glove
Maize variety hybrid X7W906
Composite material spring modules with integrally formed attachment fittings