Resources Contact Us Home
Chipstack package and manufacturing method thereof

Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.

  Recently Added Patents
Identification wristband
Backside structure and methods for BSI image sensors
Advanced CAPTCHA using images in sequence
Rule-based stimulation program search
Methods and systems to accomplish variable width data input
Methods of modulating interleukin-22 and immune response by notch regulators
Simulation parameter correction technique
  Randomly Featured Patents
Device for checking sheet packaging
Method of mounting electronic parts to circuit board
Fire detector device
Plate-like optical storage medium and reading device
Galvanic skin resistance/temperature biofeedback device
Semiconductor device
Giant swing amusement ride with oppositely pivoting boom arm and cam arm
Drawer bracket
Paint spray booth composition
Extraction of a multiple channel time-domain output signal from a multichannel signal