Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Chipstack package and manufacturing method thereof










Image Number 6 for United States Patent #7977156.

A method for manufacturing chip stack packages may include: providing at least two wafers, each wafer having a plurality of chips, and scribe lanes formed between and separating adjacent chips; forming a plurality of via holes in peripheral portions of the scribe lanes; forming connection vias by filling the via holes; establishing electrical connections between the chip pads and corresponding connection vias; removing material from the back sides of the wafers to form thinned wafers; separating the thinned wafers into individual chips by removing a central portion of each scribe lane; attaching a first plurality of individual chips to a test wafer; attaching a second plurality of individual chips to the first plurality of individual chips to form a plurality of chip stack structures; encapsulating the plurality of chip stack structures; and separating the plurality of chip stack structures to form individual chip stack packages.








 
 
  Recently Added Patents
Combining seismic data from sensors to attenuate noise
Method and apparatus for providing seamless call handoff between networks that use dissimilar transmission methods
Performance apparatus and electronic musical instrument
Piano keyboard with key touch point detection
Bio-pesticide and method for pest control
Digital display devices and digital projectors with expanded color gamut
Thin film transistor and flat panel display device including the same
  Randomly Featured Patents
Portable distribution box
Method for operating biopsy device
Cutting insert locking means
Table or the like
Method for handling a detected error in a script-based application
Method and system for interfacing with a digital media frame network
Processes for producing transition metal amides
Oscillator for simultaneously generating multiple clock signals of different frequencies
Hinge
Transistor and method with dual layer passivation