Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Modes of operations in QAM modems using hysteresis sub-states










Image Number 7 for United States Patent #7970080.

A method of automated acquisition of a QAM signal is provided. The method employs a State machine progressing from an initial State to a final State. The State machine comprises: a symbol timing recovery loop; a carrier loop; a coarse frequency loop; and an equalizer. The method comprises: (A) Performing an automatic gain control (AGC) operation on an incoming QAM signal; (B) Performing a symbol timing recovery of an input QAM signal by adjusting a sampling clock of the symbol timing recovery loop; (C) Performing a Blind Equalization of the QAM signal without carrier lock; (D) Performing a carrier recovery of the QAM signal; and (E) Performing a decision directed equalization (DDE) of the QAM signal by updating a set of coefficients of the equalizer by using a decision based algorithm.








 
 
  Recently Added Patents
Integrated circuit packaging system with laser hole and method of manufacture thereof
Transitional replacement of operations performed by a central hub
Methods and systems for detecting icing conditions
Defect detection system and method
Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device
Spread spectrum communication system and transmission power control method therefor
Method and system for checking citations
  Randomly Featured Patents
Anchor sleeve and bolt assembly
Optical element and method for manufacturing the same, and optical apparatus and method for manufacturing the same
Data transfer method for transferring a data frame among a plurality of devices connected to a serial data bus
Scanning tunneling microscope
Method and apparatus for making snow
Polyesters containing ionic groups
Propagating commit times
Hopper having liquid permeable sidewalls and vacuum means to de-water and remove waste
Creating optimized physical implementations from high-level descriptions of electronic design using placement-based information
Wafer backside defectivity clean-up utilizing selective removal of substrate material