Resources Contact Us Home
Reconfigurable semiconductor device

Image Number 4 for United States Patent #7968935.

A reconfigurable semiconductor device is disclosed. The semiconductor device includes a substrate, a first insulating material formed on the substrate, two channels having different polarities, a plurality of terminal electrodes formed on the insulating material and coupled in common with the channels at their opposite ends, a second insulating material formed on the terminal electrodes, and a control gate formed on the second insulating material. The channels have different polarity and a charge storage layer is formed inside the second insulating material. The control gate is applied with a forward bias or a reverse bias and then the bias is cut off. The voltage-current characteristics of the semiconductor device are changed according to an electrical charge created in the charge storage layer.

  Recently Added Patents
Automatic population of feature capabilities on a communication device
Process for the production of electric energy by the excitation and capture of electrons from ground or water sources
Polyurethane resin, toner for developing electrostatic charge image, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming method
Plants and seeds of corn variety CV577261
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Mitigating single point failure of devices in an analyte monitoring system and methods thereof
High conductive water-based silver ink
  Randomly Featured Patents
Apparatus for gauging high pressure gas, in particular the supply of oxygen gas on board an aircraft
Photo-luminescent pigment application
Batteries and battery components with magnetically modified manganese dioxide
Surfacing blocks
Method and/or apparatus for optimized video coding
Cleaning appliance
Back rest cushion
Seat fold actuator
System and method for communicating with and controlling toy accessories
Nonvolatile memory cells having high control gate coupling ratios using grooved floating gates and methods of forming same