Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Defect detection system and method
Substituted phenylsulfur trifluoride and other like fluorinating agents
RFID reader revocation checking using low power attached displays
Computer system for routing package deliveries
Radio communication device and sequence length adjusting method
High performance design rule checking technique
Testing SQL query writing skills
  Randomly Featured Patents
Methods and apparatus for a chemical vapor deposition reactor
Pyridones useful as inhibitors of kinases
Level shifting and level-shifting amplifier circuits
Safe air-pressure-launched toy rocket system and method of entertaining
Flashing retroreflecting device
Phase change memory programming method without reset over-write
Systems and methods for a notification system that enable user changes to purchase order information for delivery and/or pickup of goods and/or services
Method for regulating the operating cycle in an external combustion engine
LED lighting apparatus