Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Light-emitting device
Asymmetric switching rectifier
Display screen or portion thereof with graphical user interface
Group of amino substituted benzoyl derivatives and their preparation and their use
Multipoint photonic doppler velocimetry using optical lens elements
Backlight assembly, method for driving backlight assembly, and liquid crystal display having the same
Signal processing apparatus and methods
  Randomly Featured Patents
Windrow grouper with pivotable platform
Preparation of 3-methylpyridine from 2-methylglutaronitrile
Vertical electronic circuit package
Visual telephone apparatus
Small library horseshoe architecture
Electromagnetic valve
Electronic organ
Horizontal TRAM and method for the fabrication thereof
Systems and methods for reducing off-gassed ozone
High throughput mechanical rapid serial property testing of materials libraries