Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Controller for machine tool and five-axis simultaneous control machine tool controlled thereby
Ascertaining presentation format based on device primary control determination
Simplified algorithm for abnormal situation prevention in load following applications including plugged line diagnostics in a dynamic process
Algorithm for color corrected analog dimming in multi-color LED system
Early kill removal graphics processing system and method
Portable computer display structures
Device to control force required to depress accelerator pedal
  Randomly Featured Patents
Tetrazole ureas and thioureas and their use as ACAT inhibitors
Circuit modification method
Process for the manufacture of epoxides
Dental caddy
Reclosable container having a pouring spout
Electronic camera
Adjustable pitch condensate drain with integral overflow
Heavy feed mixer
Network client optimization
Hand carryable travel container convertable to rollable cart