Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
System and method for displaying relationships between electronically stored information to provide classification suggestions via inclusion
Handling errors in a data processing system
LED package with top and bottom electrodes
Maize variety X00C175
Herbicide composition having improved effectiveness, method of preparation and use
Diameter signaling for mobile IPv4
Dual-leadframe multi-chip package and method of manufacture
  Randomly Featured Patents
Rotary ultrasonic sealer
Method for bus capacitance reduction
Vibration apparatus and methods of vibration
Collimator and scintillation camera system for use in carrying out attenuation-corrected spect studies of small body organs such as the heart and brain
Information filtering for selectively limiting access
Heater utilizing fluid frictional heat
Analyzer for biological fluids
Speech detector for automatic level control systems
Dual stepper motor actuator for fuel metering valve
Polymer composition and molded articles produced therefrom