Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Hair care composition
Storage system with LU-setting function
Generation of interpolated samples for decision based decoding
Method for manufacturing a turbine engine vane
Electronic circuit having shared leakage current reduction circuits
Apparatus for restoring setting information of a board management controller from a backup memory before loading an OS when a system board is replaced
Method and apparatus for encoding and decoding video based on first sub-pixel unit and second sub-pixel unit
  Randomly Featured Patents
Box with removable decorative figures
Analyte monitoring device and methods of use
Alarm interface for a smart watch
Electrosurgical device for both mechanical cutting and coagulation of bleeding
Vehicle body structure with a rear luggage compartment
Semiconductor memory device and semiconductor integrated circuit device
Optic interface hybrid
Method for treating inflammation and compounds and compositions suitable for use therein
Method and apparatus for generating a twelve-lead ECG from fewer than ten electrodes