Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Profiled rail for advertising/display units
Method and apparatus for content-aware resizing of data chunks for replication
Imaging lens
Estimating stack distances
Powerline communication receiver
Liquid crystal display device
Semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Light fixture
Threaded dosing cap
Vacuum processing apparatus and operating method therefor
Metal organic catalysts for polymerizing unsaturated compounds
Strip belt conveyor
Building-set for the displaying of signs
Automated network condition identification
Wireless personal communication apparatus in the form of a necklace
Automated column packing method
Lateral release mechanism for movable roof panels