Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Electronic system auto-mute control circuit and control method thereof
Methods and apparatus for imaging in conjunction with radiotherapy
Polymer-encapsulated colorant nanoparticles
Programmable computer mouse
Image processing apparatus, image processing method, and program
Multicolored light converting LED with minimal absorption
Secure mobile ad hoc network
  Randomly Featured Patents
Non-metal spacers for intramedullary nail
Decorative swimming pool border and method
Vehicle axle assembly
Ink cartridge
Methods for array preparation using substrate rotation
Linear drive
Process for producing molecular sieves and novel molecular sieve compositions
Limb weight
Pattern light