Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Wireless monitoring in process applications
Vehicle headlight
Computer systems and methods for the query and visualization of multidimensional databases
Method and system for parallelizing data copy in a distributed file system
Controller with screen
High performance strained source-drain structure and method of fabricating the same
Radio communication device and sequence length adjusting method
  Randomly Featured Patents
Low voltage erase of a flash EEPROM system having a common erase electrode for two individual erasable sectors
Variable cycle propulsion unit for aircraft
Unhandled operation handling in multiple instruction set systems
Communication link protocol optimized for storage architectures
Image coding apparatus, image decoding apparatus, image coding method, and image decoding method
Germicidal cleaning composition and method
Electrical switching apparatus and trip latch assembly therefor
Arylalkyl and aryloxyalkyl phosphonates as antiviral agents
Process for the photochemical stabilization of undyed and dyed polypropylene fibres
Electrical connector assembly having selective arrangement of signal and ground contacts