Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Spark plug
Identifying conceptually related terms in search query results
Light irradiation element, image forming structure, and image forming apparatus
Randomly accessible visual information recording medium and recording method, and reproducing device and reproducing method
Vehicle location information-based abnormal driving determination and warning system
Print control server, print controlling method, and print control program
Vending machine
  Randomly Featured Patents
Miter gauge holder for a table saw
Vehicle repeater prioritization system
Tubular handling system for drilling rigs
Device for automatically producing an opening or cavity in the side of a ceramic product during molding in a mould
Efficient generation of fill shapes for chips and packages
Inertially activated shut-off valve
Fire flap arrangement
Nail with expansion region
Ignition enhanced gas generant and method
Predator defense swim fin