Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Actuators and moveable elements with position sensing
Methods of making a diagnostic device by interweaving hydrophobic and hydrophilic fibers, and diagnostic device therefrom
Method and apparatus for accessing coconut water
Blended block copolymer composition
Architectural panel with bamboo rings light density embossed surface
  Randomly Featured Patents
Devices and methods for data transfer during charging of a portable device
System, method and apparatus for a micromachined interferometer using optical splitting
Virtual multicarrier design for orthogonal frequency division multiple access communications
Tire working apparatus and method of use
Scuba diving guidance organization operation system using information system
Method for fabricating hollow cylinders of machines
Optical transmission device
Transfer device centering method and substrate processing apparatus
Use of corrosion inhibiting compounds to inhibit corrosion of metal plugs in chemical-mechanical polishing
Digitally shaped noise generating system