Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
Automatic baroreflex modulation responsive to adverse event
Matching geometry generation and display of mammograms and tomosynthesis images
System and method for providing location and access network information support in a network environment
Protecting a gaming machine from rogue code
Methods and systems for sending messages regarding an emergency that occurred at a facility
  Randomly Featured Patents
Processing image data for consistent color printing
Concealed handcuff key and pen combination
MIS-type semiconductor device having a multi-portion gate electrode
Shipping and installation strap for linear actuator
Decontamination of radioactive metals
Methods and apparatus for efficiently transmitting interactive application data between a client and a server using markup language
Multi-chip device utilizing a flip chip and wire bond assembly
Tire tread
Electrofusion joint
Automatic telephone dialing method and apparatus