Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Adaptive flow for thermal cooling of devices
Cylindrical LED fixture
LED lighting module
Field-programmable analog array with memristors
Portable reading device with mode processing
Mass spectrometry method
Switching apparatus and controlling method thereof
  Randomly Featured Patents
Method for transforming cariogenic food sugars into acariogenic or cariostatic neutral products and composition therefor
Method and apparatus for spinal fixation
End user data stream syntax
Hand-held vacuum and pressure pump
Electrical cord plug lock assembly
Tamperproof coin case
Packet classification using modified range labels
Device and method for testing the operation of optical fiber communication networks
Ripper teeth mounting structure
Energy collector for collecting solar energy and the like