Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Light receiving element with offset absorbing layer
Generating wiki pages from content and transformation objects
High voltage fast recovery trench diode
Connector with shielding device and method for manufacturing connector
Data management tool
Flash multi-level threshold distribution scheme
Method and system for acquiring support capability of mobile terminal by base station side system
  Randomly Featured Patents
Embedded change logging for data synchronization
Handheld wireless communication device with fish shape and moving eye alert
Objective biochemical method for determining fertilization potential in oligospermic men
Computer work station
N-dimensional material planning method and system with corresponding program therefor
Cross-coupled complementary power amplifier
Triterpenoid derivatives
Carboxylic acid amides, the preparation thereof and their use as medicaments
System for road sign sheeting classification
Air-tight sintering furnace for the production of a quartz preform