Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Management of computer-file sharing between at least two devices
Toner cartridge and image forming apparatus including the same
Wire guide
Display device and projector
Method, system and program for securing redundancy in parallel computing system
Monitoring agent programs in a distributed computing platform
  Randomly Featured Patents
Channel usage monitoring arrangement for base station
Positive locking electrical plug
Poultry breast cartilage harvesting system
System, method, and computer program product for utilizing a communication channel of a mobile device by a vehicular assembly
Crankshaft alignment tool
Illumination system and exposure apparatus with demountable transparent protective member
Fuel pump assembly access panel
Blind fastener
Method and apparatus for teaming storage controllers
Tandem image forming system