Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Flexible premium income annuity system and method
Methods and reagents for the detection of Salmonella spp
Media content catalogs
Computer-readable storage medium, image recognition apparatus, image recognition system, and image recognition method
Protecting a BSF entity from attack
Cryptographic authentication apparatus, systems and methods
Methods of forming a stratified photodiode for high resolution CMOS image sensor implemented with STI technology
  Randomly Featured Patents
Eyeglass with lens fastening arrangement
Plug connector for a surface electrode
Detection of inflammation
Electric power steering apparatus
Fuel cell system
High reliability display system
Masa based food products modified with an enzyme or a reducing agent
Circular pile fabric knitting machines
Sliding-weight operated hole boring tool
Toner supply device and image forming apparatus