Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Electrode assembly with centrally wound separator member
Cooling structure and cooling method for control rod drive mechanism and nuclear reactor
Adaptive period network session reservation
Methods for diagnosing irritable bowel syndrome
Remotely provisioned wireless proxy
Managing method and apparatus for servicing contents provided by content provider
Superagonistic anti-CD28 antibodies
  Randomly Featured Patents
Generating random sequences based on stochastic generative model having multiple random variates
Edger blade
Telecommunications connector
Optical semiconductor device and method for fabricating the same
Aqueous cleaning compositions
Methods and apparatus for analyzing periodic waveforms
Actuator drive controller
Vehicle wheel
Automotive fabric composite
Control ball assembly for a coordinate input device