Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Device and method for controlling brightness of organic light emitting diode display
Sense-amplifier monotizer
Social community generated answer system with collaboration constraints
Vehicle, toy, and/or replicas thereof
Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Fine grain voltage scaling of back biasing
  Randomly Featured Patents
Chemical process and catalyst
Techniques for determining local repair paths using CSPF
Touch activated controller and method
Stator for dynamoelectric machine and method of manufacturing same
Articulating suturing device and method
Catheter with tissue protecting assembly
Method of fabricating capacitor
Conversion of pyrethroid isomers to move active species
Protective shield for lamp connections
Smart card device and method for debug and software development