Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Case of electronic device having antenna pattern embedded therein and mold and method for manufacturing the same
Delay interferometer using magneto-optic effect of a variable faraday rotator
Information retrieval system, information retrieval method, and information retrieval program
Method of using N-thio compounds for oligonucleotide synthesis
Method and system for detecting target objects
Floor relief for dot improvement
Method and apparatus for controlling the use of data stored on a media sample
  Randomly Featured Patents
Tomographic scanner
Method and apparatus for removing stator vanes
Electric fruit squeezer
Cyanoacrylate compostions comprising an antimicrobial agent
Attitude angle sensor correcting apparatus for an artificial satellite
OCT-3 polypeptides
Apparatus for continuous casting on a grooved wheel
Method for applying chemical additives to pulp during the pulp processing and products made by said method
Method for manufacturing vertical-channel tunneling transistor