Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Calcium carbonate granulation
Fabrication of thin pellicle beam splitters
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
Multiple RF band operation in mobile devices
Multi-level integrated circuit, device and method for modeling multi-level integrated circuits
Multi display device and method of controlling the same
Clock phase recovery apparatus
  Randomly Featured Patents
Compact disc case with display window
Emergency locking retractor for seat belt assemblies
Automated, hosted prepress application
Dual duty hand pump
Energy beam curable pressure sensitive adhesive composition and use thereof
Method and apparatus for linking to a vehicle diagnostic system
Swimmer's exercising method and apparatus
Motorless carbonator
Linear addition polymer with hyperpolarizable side groups
Mounting apparatus for head-up display