Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Information distribution system, information distributing method, node, and recording medium
Method for improving the performance of browser-based, formula-driven parametric objects
Method and apparatus for optimizing paging in a communication network
Portion of display panel or screen with an icon
Hepodxilin analog enantiomers
Semiconductor device and manufacturing method
Selection of hash lookup keys for efficient retrieval
  Randomly Featured Patents
Multiple outlet
Atherosclerotic plaque specific antigens, antibodies thereto, and uses thereof
Component for an electric machine
Gear shift control for automatic transmissions in motor vehicles having an electronic control unit
Process for instantaneous peptization of chloroprene-sulfur copolymers
Method and system for dynamically filtering the motion of articulated bodies
Semiconductor package
Method and apparatus for making a pleat in a sheet-like material
Flightline goggle tester
Thermoplastic polyblends of aromatic polycarbonates and thermoplastic polyurethanes