Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Method of isolating human neuroepithelial precursor cells from human fetal tissue
Lid for a container
Methods and systems for automatically identifying a logical circuit failure in a data network
Stable liquid VEGF antagonist formulations
Efficient location discovery
Control method of LPI lamp for LPI vehicle and logic therefor
Steering lock driving circuit and steering lock device
  Randomly Featured Patents
Hydraulic machine shutdown sensor assembly
Conductor for a flat cable, and manufacturing method and equipment therefor
Automobile rear view mirror ornament
Drive device for displacing elements pertaining to a vehicle
Apparatus for making steel alloys in a tundish
Light scanning device and confocal optical device using the same
Herbicidal isoxazole and 2-cyano-1,3-dione compounds
Process description apparatus and method, and process classification method
Curable fluoropolyether rubber compositions and rubber articles
Battery boost apparatus