Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Stack and folding-typed electrode assembly and method for preparation of the same
Permanent magnet rotor with flux concentrating pole pieces
Graphical user interface for interpreting the results of image analysis
Tandem electric machine arrangement
Shoe upper
Detecting patterns of abuse in a virtual environment
Light source lighting device including a constant-current supply that is connected to a light source and supplies a constant current of a substantially constant magnitude to the light source,
  Randomly Featured Patents
Process for oxidating paraffinic compounds with oxygen
Portable telephone system
Interface for a GPS system
Pump catcher apparatus
Bending device for an endoscope
Heat-sensitive recording material
Enhanced coherency tracking with implementation of region victim hash for region coherence arrays
Static random access memory having structure of first-, second- and third-level conductive films
Joining insulated elongate conduit members
Portable injection-casing driver