Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 14 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Inkjet ink
Crystalline form of (R)-7-chloro-N-(quinuclidin-3-yl)benzo[b]thiophene-2-carboxamide hydrochloride monohydrate
Apparatus for touch screen avionic device
Titanium compounds and complexes as additives in lubricants
Inductive signal transfer system for computing devices
System and method for configuring a direct lift control system of a vehicle
Method for producing a flexible composite elastomeric polyurethane skin
  Randomly Featured Patents
Multiple packet data network support over trusted access
Arm for wafer transportation for manufacturing semiconductor
Configuration model consistency checking using flexible rule space subsets
Air conditioner
Programmable logic device having low power microcells with selectable registered and combinatorial output signals
Process for preparing cured epoxide polymers
Awls for sizing bone canals
Semiconductor device
Displacement device as well as a component placement device
Gated strip proportional detector