Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Mixture, especially spinning solution
Reoccuring keying system
Portion of a display panel with an ambiguous facial expression icon
System and method of error reporting in a video distribution network
Semiconductor IC including pulse generation logic circuit
System and method for performing image correction
Method to alter silicide properties using GCIB treatment
  Randomly Featured Patents
Bed rail
Bus device which abstains from round robin arbitration
Facilitated search for online collaboration platform
Ultra-high purity oxygen production
Automobile roof structure
Apparatus for the detection of a current and method for operating such an apparatus
Oxidation dyeing compositions containing a cationic coupling agent, novel cationic coupling agents
Low current direct conversion transmitter architecture
Stirring apparatus for improving ground
Device and method for detecting atrial fibrillation