Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Wideband multi-channel receiver with fixed-frequency notch filter for interference rejection
Related news articles
Power supply system for motor vehicle
Temporary protective cover for an exposed junction box
Polynucleotide capture materials, and methods of using same
Intelligent and automated code deployment
  Randomly Featured Patents
Maize variety inbred PH12K9
Rolling mill and rolling mill method
Benzoheterocyclylalkylaminoalkanediphosphonic acids, compositions thereof, and use thereof in the treatment of calcium metabolism disorders
Optical recording medium having a wobbling section for recording address information and methods of recording and reproduction using same
Vehicle rear bumper cover
Regulating device for an air ratio-regulated burner
Reed valve assembly
Handheld electronic device
Dart game having an automatic player
Complaint investment casting mold and method