Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
2,5-disubstituted piperidine orexin receptor antagonists
Hydrostatic pad pressure modulation in a simultaneous double side wafer grinder
Method for execution upon processing of at least one histological sample
Collaborative computing community role mapping system and method
Portion of a display panel with an unhappy facial expression icon
Active gate drive circuit
  Randomly Featured Patents
Photochromic naphthacenequinones, process for their preparation and the use thereof
Carbon black, process for its production and its use
Method and apparatus for esophageal pacing
Method of selecting the best enroll image for personal identification
Method and apparatus for switching address generation modes in CPU having plural address generation modes
Plants producing lytic peptides
Scroll feed honing head
Content matching
Rounder bar with floating foot
Laser tablet treatment system with dual access to tablet