Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Optical analysis device, optical analysis method and computer program for optical analysis
Electric motor
Media used in digital high speed inkjet web press printing
Controlling access to resources on a network
Method and system for dynamic storage tiering using allocate-on-write snapshots
Assisted hybrid mobile browser
Re-establishing push notification channels via user identifiers
  Randomly Featured Patents
Feeder for placement of components
Torque control apparatus
Generation of a frame synchronized clock for a wireless video receiver
Method of controllably delivering dopant by limiting the release rate of dopant from a submerged vessel
Miniature self-contained vacuum compatible electronic imaging microscope
Cap for container
Apparatus for monitoring evolutive information
Method for producing hydrorefining catalyst
Lamb-wave high-frequency resonator