Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Power transmission control device for vehicle
Binder for secondary battery providing excellent adhesion strength and cycle property
Solid-state imaging apparatus
Emergency call notification for network services
Gas flow indicator
Systems and methods of device-free motion detection and presence detection
Data processing method
  Randomly Featured Patents
Handle for a knife
System for monitoring a swimming pool to prevent drowning accidents
Vacuum sense control for phaco pulse shaping
Curable silicone resin composition with high reliability and optical semiconductor device using same
Inbred corn line NPID3757
Stent with protruding branch portion for bifurcated vessels
Optical reconnaissance system
Method and apparatus for location based multimedia message service
Process for the catalytic cleavage of vegetable oils
Disc brake shim