Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Identification of protected content in e-mail messages
Snapshots in de-duplication
Near-field transducers for focusing light
Advertising system and method
Apparatus and method for extracting cascading style sheet rules
Tree drain grate
  Randomly Featured Patents
Method and system for determining atmospheric profiles using a physical retrieval algorithm
Method and apparatus for information recovery in a radio communication device
Earplug with improved audibility
Surface decoration for the bottom exterior of a cooking pan
Lanyard for golf club head covers
Collapsible playyard
Thermostatically controlled electric fluid heating apparatus
Method for making an abrasion and scratch resistant coated glass article
Porous ceramics and method of preparing the same as well as microstrip substrate