Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Semiconductor integrated circuit, IC card mounted with the semiconductor integrated circuit, and operation method for the same
Hologram fabrication process and fabricated hologram
Method for analyzing output from a rotary sensor
Generator system for recovering vehicle and resident wasted energy
Apparatus for adjusting the height of a saddle for a bicycle
Light guide panel and optical system including the same
  Randomly Featured Patents
Offset vertebral rod connector
Escape respirator
Method of manufacturing chromeless phase shift mask
Method of and apparatus for generating power
Contact switch
Process and apparatus for providing cutting edges
Processing unit and image forming apparatus
Method and apparatus for manufacturing abrasive articles
Fabric with ornamentation
Image forming apparatus having intermediary transfer member and transfer member of size and hardness, respectively, satisfying specific formula