Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Disposable capsule for drinks
Vent tube apparatus and method
Method and apparatus for providing a content control signal in a media player via color burst phase modifications
Network system of projector
Opto-electric hybrid board and manufacturing method therefor
Burring apparatus with scrap removing capability
Fully differential low-noise capacitor microphone circuit
  Randomly Featured Patents
Substituted 1H-pyrrolo[3,2-b, 3,2-c, and 2,3-c]pyridine-2-carboxamides and related analogs as inhibitors of casein kinase lepsilon
Emergency message menu
Soybean variety 90B72
Location based services in a situational network
Analog signal coding and transmission apparatus and method capable of operation with multiple types of analog and digital signals
Digital television transmitter/receiver and method of processing data in digital television transmitter/receiver
Cargo apparatus for attaching a cargo container to an aircraft
Passive ventilation device and method
Hearing evaluation device with predictive capabilities
Zoom lens system