Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Domain isolation through virtual network machines
Bioelectric battery for implantable device applications
Method for computing an energy efficient route
Data scrambling in memory devices
Method for switching channels in a wireless communication network
Translucent internal graphics enhancement
Rain barrel
  Randomly Featured Patents
Light-reflecting strip and liquid crystal display device including same
Method for data management in a collaborative service-oriented workshop
Guide system for packages on a conveyor system
Sialic acid derivative and method of manufacturing it
Burner for a thermal post-combustion device
Temperature control system
Storage subsystem
Dynamic web page generation method and system
Drain guard catch basin
Camera support for cinematography equipment