Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device
Manufacturing method for semiconductor device carrier and semiconductor package using the same
Method and apparatus for eliminating a motor vehicle tip-over risk
Contact sensor, driver device, and care bed
Systems and methods for assigning a template to an existing network configuration
Method for preventing wheat from mycotoxin contamination
Multilevel directory assistance apparatus and method
  Randomly Featured Patents
Noncontact obstacle detection system using RFID technology
Cosmetic powders coated with natural ingredients
Energy conserving limestone calcining system
Methods and compositions for the preservation of cells, tissues or organs in the vitreous state
Corner construction for extruded frame components
Quinilone disulfide as intermediates
Circuit and method for switching active loads of operational amplifier input stage
Adjustable door stop system
Call transfer with automatic return
Electromagnetic contactor