Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Detachably integrated battery charger for mobile cell phones and like devices
Housekeeping cart
Semiconductor memory device
Methods and systems for motion estimation with nonlinear motion-field smoothing
Continuous geospatial tracking system and method
Luggage wheel housing with wheel
Processing abstract derived entities defined in a data abstraction model
  Randomly Featured Patents
Non-rotating pick with a pressed in carbide segment
Bird cage feeder assembly
Tamperproof handset connector arrangement for railroad applications
Apparatus for producing sheet resinous materials
Pearlitic steel rail having excellent wear resistance and method of producing the same
Exercise system
Stabilization of partially hydrolyzed silicic acid esters
System and method for measuring greenness of an information technology environment
Shaft furnace with bottom discharge device
Poly(ester-amide) and poly(amide) coatings for implantable medical devices for controlled release of a protein or peptide and a hydrophobic drug