Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Radio link monitoring (RLM) and reference signal received power (RSRP) measurement for heterogeneous networks
Spray drying vancomycin
Voltage detecting device for LED driver
Potential separation for filling level radar
Method for facilitating assessment of a coursework answer and moderating the assessment
Stepped delay control of integrated switches
Method and system for leveraging the power of one's social-network in an online marketplace
  Randomly Featured Patents
DC/DC converter for a fuel cell providing both a primary and auxiliary output voltage
Essentially fiber-free cellulose ether with improved water retention, method for the production and use thereof
Micro-pulsation fuel injection system with underpressure stabilizer
Pickup truck convertible hard top/jump seat
Terminal assembly and method of forming terminal assembly
PH stable chromatographic media using templated multilayer organic/inorganic grafting
System and method for linking video, services and applications in an interactive television system
Electric junction box
Sintered ceramic composite lead with superconductive nano-architecture
Integrated circuit capacitor having a conductive trench