Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Translation system adapted for query translation via a reranking framework
Measuring apparatus for measuring a physical property of a sample
Content reproduction apparatus and content processing method therefor
Distylium plant named `PIIDIST-I`
Semiconductor device having a triple gate transistor and method for manufacturing the same
Illuminating waveguide fabrication method
Quick mounting device
  Randomly Featured Patents
Hand held tie tensioning and cut-off tool
Dropper bottle
Foldable tire changing mat
Method for drilling and fracture treating multiple wellbores
Solventless universal colorants
Floor cleaning or treatment machine
Sensor node voltage clamping circuit and method
Food product
Fire suppression system