Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Cryptography on a simplified elliptical curve
Video reproducing apparatus and video reproducing method
Non-transitory computer readable recording medium storing print management program, print management device, print management method, and print system
Pressing mold for optical lenses and method for manufacturing glass optical lenses
Stroboscopic image modulation to reduce the visual blur of an object being viewed by an observer experiencing vibration
Playback device for stereoscopic viewing, integrated circuit, and program
Dithering method and apparatus
  Randomly Featured Patents
Smart wallet
Data relay device, data relay method and data transmission system
Method for producing cordierite ceramic honeycomb structural bodies
Input pad for a hand-held electronic device
Method for preparing an oral formulation containing acid-sensitive drugs and oral formulation made thereby
Pressure variable valve apparatus and set pressure detecting apparatus of the valve apparatus
Nested velocity string tubing hanger
Clamp connector assembly