Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Potentiometric-sensor chip, potentiometric assay, and assay kit
Moving picture decoding device and moving picture decoding method
Methods and systems for automated segmentation of dense cell populations
Antenna device
Device and method incorporating an improved text input mechanism
Input device with photodetector pairs
  Randomly Featured Patents
Value prediction for missing read operations instances
Method, system, and apparatus for receiving power from a docking station and feeding back protected power
Flash-tube ignition system
Differentially sensitive single track read/write head design with improved biasing
Simulated natural stone face for wall block
Display surface of the drug effect on brain capillary blood flow and nerve impulse transmission demonstrator
Compression seal for elastomeric septum
Fast erasable non-volatile memory
Position detection method and apparatus, and exposure method and apparatus
Coin box