Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Security arrangements for extended USB protocol stack of a USB host system
Filler containing composition and process for production and use thereof
Video conference
Pipe coupling
Modulation of TIM receptor activity in combination with cytoreductive therapy
Video recording and playing apparatus and its control method
  Randomly Featured Patents
LED lamp
Acousto-optic R-F receiver which is tunable and has adjustable bandwidth
String tensioning apparatus for a musical instrument
Method of producing a gel polymer Li-ion battery
Optical pickup apparatus
Surface mount antenna, method of manufacturing same, and communication device
Nested flip cover lid for a hand-held computing system
Selectable input buffer control system
Apparatus for detecting intensity and/or density of shot blasting