Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Apparatus and method of managing radio bearer in wireless communication system
System and methods for obstacle mapping and navigation
Methods and devices for coding and decoding images, computer program implementing them and information carrier enabling their implementation
Vehicle drive control system
Implantable defibrillator systems and methods with mitigations for saturation avoidance and accommodation
Global alignment for high-dynamic range image generation
  Randomly Featured Patents
Semiconductor memory and redundant circuit
Transmission-type display device with a heat-dissipating glass plate external to at least one liquid crystal substrate
Campanula plant named `USCAMP08`
High-voltage rectifier unit
Content delivery service providing apparatus and content delivery service terminal unit
Seat belt webbing energy management device
Scalable pay-by-time technique for secure multicast distribution of streaming content
Power supply system
Apparatus for performing chemical and physical pressure reactions
Fuel assembly and reactor core