Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Process information structuring support method
Quantitative oxygen imaging systems and methods using echo-based single point imaging
Method and apparatus for coordinating hopping of resources in wireless communication systems
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Electronic device
Powerline communication receiver
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
  Randomly Featured Patents
Production of transparent electrode substrate
Real image type zoom finder
Brake reaction pin
Ferroelectric storage device emulating a rotating disk drive unit in a computer system and having a multiplexed optical data interface
Valve incorporating at least one rocking flap with respect to elastic pivots
Fuel cell arrangement
Linear motion bearing fabrication
Fire lighter
Web-based administration of remote computing environments via signals sent via the internet
Stud welding tool