Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Pre and post-paid real time billing convergence system
Use of natriuretic peptide for treating heart failure
Phase lock loop with injection pulse control
LED drive circuit
Semiconductor memory device
Selenium/group 3A ink and methods of making and using same
System and method for converting biomass to ethanol via syngas
  Randomly Featured Patents
Powder-dispensing animal grooming brush
Circuit and method for controlling a synchronous rectifier converter
Advanced packaging method and device, bags obtained and use thereof
Method and apparatus for processing turkey gizzards
Heterocycle substituted purine derivatives as potent antiproliferative agents
Belt cleaning system and method for laser cutting device
High-speed liquid dispensing modules
Method and apparatus for producing continuous powder metallurgy compacts
Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors
Speech recognition system with generation of logarithmic values of feature parameters