Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
LED illumination control using a simple digital command structure
Polymer composites having highly dispersed carbon nanotubes
Media processing method and device
Automated pizza preparation and vending system
Client-managed group communication sessions within a wireless communications system
Microfluidic system incorporating a metal impregnated nanoporous material in a microfluidic pathway thereof
Sound producing apparatus for vehicle
  Randomly Featured Patents
Maintaining processor resources during architectural events
Film forming apparatus, head cleaning method, device manufacturing system, and device
Methods of authenticating a user design in a programmable integrated circuit
Operating mechanism of a miniature electrical circuit breaker
Pipette with particulate carriers therein
Wrist brace
Anti-kink control for electrical cords
Hydraulic valve lash adjusters
Semiconductor element having opposite signs of .alpha. parameter
Toilet aids