Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Regenerative power storage system mounted on DC electric railway car
LCD driving circuit in which shift register units are driven by a first clock signal of fixed duty/amplitude and a second clock signal of variable duty/amplitude
Buckle (tube)
Methods and system for displaying segmented images
Anti-phishing system and method
Deadline-driven parallel execution of queries
Moving structure and micro-mirror device using the same
  Randomly Featured Patents
Magnetic light
Method and device for detecting the presence of a patch cord connector in a telecommunications patch system
Fractionation of polyalkylene oxide-conjugated hemoglobin solutions
Gelatinous elastomer compositions and articles
Case for holding decorative articles
Camera using film having magnetic recording portion
Automotive air-conditioning system
Fluid line locking structure
Fluidic heterogeneous microsystems assembly and packaging
Hydraulic accumulator, in particular a membrane accumulator