Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Off-line converter with digital control
Compounds, compositions and methods for reducing lipid levels
Dual source mass spectrometry system
Multi-user remote health monitoring system with biometrics support
Case for electronic device
Power conversion device for electric vehicle
Integrated circuit having a discrete capacitor mounted on a semiconductor die
  Randomly Featured Patents
Paper discharge apparatus for use in paper folders of rotary presses
Dihydrophthalazine antagonists of excitatory amino acid receptors
Merchandise dispenser with time delay
Sealing device for the driver member of a pneumatically operated driving tool for fasteners
Flywheel with a torsional damper
Electrodes and electrode material for lithium electrochemical cells
Disc player
Camptothecin derivatives having antitumor activity
Injection site platform