Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Image processing system for placing detected symbols at predetermined locations on a document
Method and apparatus for transaction management
Image processing apparatus, information processing apparatus, and method therefor
Configurable multistage charge pump using a supply detect scheme
Data retention component and framework
Solid-state imaging device
Particle sensor for in situ atmospheric measurement
  Randomly Featured Patents
Home appliance
Light emitting diode lamp
Vaulted underground storage tank
Reinforced precipitated silica
Multicast distribution system and method
Triple action pressure switch
Hinge for toilet seat
Zinc secondary battery having bipolar plate construction with horizontally disposed battery components
Decode apparatus that can accommodate dynamic change in sample data attribute during decoding process
Overflow valve for prevention of water vapor loss