Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
System and method for detecting malicious code executed by virtual machine
Smooth silicon-containing films
Secure mobile ad hoc network
Method for modeling and analyzing linear time invariant systems with time delays
Coffee cup stationery tab
NMR, instrumentation, and flow meter/controller continuously detecting MR signals, from continuously flowing sample material
Measurement system service for a vehicle instrument panel
  Randomly Featured Patents
Retainer for ball bearing
Efficient Bloom filter
Ball point pen
Combined tire pressure gauge and remote tire pressure display
Magnetic bingo chip sweeper
Method for treating food to control the growth of yeasts
4-anilino-3-quinolinecarbonitriles for the treatment of chronic myelogenous leukemia (CML)
Thermally stabilized bag house filters and media
Fuel cell hose
Liquid crystal display element having a nonconducting layer of particular index of refraction