Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Electrode tab for secondary battery and secondary battery using the same
Image forming apparatus with static elimination
Liquid-filled protein-phosphatidic acid capsule dispersions
Dual-leadframe multi-chip package and method of manufacture
Power saving methods for wireless systems
Motion estimation for a video transcoder
  Randomly Featured Patents
Adjustable clothing display rack
Fiber optic guard crossing of circuits having analog and digital sections
Non-reusable syringe
Method and apparatus for generating a 48-bit frame check sequence
Tooth circumference measuring device
Oscillator device and electronic apparatus using the same
Bearing assembly spacer adjustment system and method for adjusting a spacer
Device for absorption of shocks and vibrations between a ski and a binding
Coaxial cable stripping device
Electroadhesive medical devices