Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Method for producing coated steel sheet
Pet cremation urn
Factor IXa crystals, related complexes and methods
Field device for determining or monitoring a physical or chemical process variable
Transfer of digital data through an isolation
Monitoring apparatus for monitoring communication configurations of client devices
Push button
  Randomly Featured Patents
Apparatus for relative angular adjustment between two shafts in drive connection
Adaptive block size image compression method and system
Underwater corrosion locater
Dynamic re-programmable PLA
Otic microprobe for neuro-cochlear monitoring
Wiring structure formed in contact hole, manufacturing method therefor, and a display apparatus having the same
Hydraulic actuator for clutch assemblies
Process of fabricating organic electro-luminescence display
Power toothbrush or the like with orbital brush action