Resources Contact Us Home
Interleaving saturated lower half of data elements from two source registers of packed data

Image Number 12 for United States Patent #7966482.

An apparatus includes an instruction decoder, first and second source registers and a circuit coupled to the decoder to receive packed data from the source registers and to pack the packed data responsive to a pack instruction received by the decoder. A first packed data element and a second packed data element are received from the first source register. A third packed data element and a fourth packed data element are received from the second source register. The circuit packs packing a portion of each of the packed data elements into a destination register resulting with the portion from second packed data element adjacent to the portion from the first packed data element, and the portion from the fourth packed data element adjacent to the portion from the third packed data element.

  Recently Added Patents
Image browsing device, computer control method and information recording medium
Qualification screening system and screening method thereof, qualification screening device and device under qualification screening
Multi-wired antenna for mobile apparatus
Architectural panel with millet and grass
MEMS autofocus actuator
Electronic device with a screen
Collaborative image capture
  Randomly Featured Patents
Control knob for remote controller
Indicator of properly cured ink for electrophotographic equipment
Method for protecting plants against diseases
Trailer lights checker
Light assembly, especially signal light, for motor vehicles
Use of bi-specific antibodies for pre-targeting diagnosis and therapy
Device adapted to send information in accordance with a communication protocol
Interposer, method of fabricating the same, and semiconductor device using the same
Process for preparing nitrile compound, carboxylic acid compound or carboxylic acid ester compound
DNA sequence encoding a tumor suppressor gene