Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Signal amplifier circuit and optical receiver










Image Number 14 for United States Patent #7952427.

A signal amplifier circuit includes peak value holding circuit 11 receiving positive-phase input signal, peak value holding circuit 12 receiving negative-phase input signal, adder 13 adding the positive-phase input signal and output signal of peak value holding circuit 12, adder 14 adding the negative-phase input signal and output signal of the peak value holding circuit 11, non-inverting amplifier 15 amplifying output signal of adder 13, non-inverting amplifier 16 amplifying output signal of adder 14, peak value holding circuit 21 receiving positive-phase output signal of non-inverting amplifier 15, peak value holding circuit 22 receiving negative-phase output signal of non-inverting amplifier 16, adder 23 adding the positive-phase output signal and output signal of peak value holding circuit 22, adder 24 adding the negative-phase output signal and output signal of peak value holding circuit 21, and differential amplifier 29 amplifying difference between output signals of adders 23 and 24. Error in discrimination for small-amplitude signal embedded in tail is reduced.








 
 
  Recently Added Patents
Signal conversion control circuit for touch screen and method thereof
Providing a multi-tenant knowledge network
Method and system for providing geohazard information to customers
Luggage
Apparatus and method for masking a clock signal
Electronic device, communication control method of electronic device, and information terminal device
Cycloalkylamine substituted isoquinoline and isoquinolinone derivatives
  Randomly Featured Patents
Flash light with adjustable light arrangement
Container
Fastening device for a steering column module of a vehicle
Temporary non-tiled rendering of 3D objects
Electrical power connector
Lead battery
Fuel injection pump for internal combustion engines
Self-regulating permanent magnet device
Method to statically balance SOI parasitic effects, and eight device SRAM cells using same
Cathode ray tube provided with a potted base