Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Signal amplifier circuit and optical receiver










Image Number 14 for United States Patent #7952427.

A signal amplifier circuit includes peak value holding circuit 11 receiving positive-phase input signal, peak value holding circuit 12 receiving negative-phase input signal, adder 13 adding the positive-phase input signal and output signal of peak value holding circuit 12, adder 14 adding the negative-phase input signal and output signal of the peak value holding circuit 11, non-inverting amplifier 15 amplifying output signal of adder 13, non-inverting amplifier 16 amplifying output signal of adder 14, peak value holding circuit 21 receiving positive-phase output signal of non-inverting amplifier 15, peak value holding circuit 22 receiving negative-phase output signal of non-inverting amplifier 16, adder 23 adding the positive-phase output signal and output signal of peak value holding circuit 22, adder 24 adding the negative-phase output signal and output signal of peak value holding circuit 21, and differential amplifier 29 amplifying difference between output signals of adders 23 and 24. Error in discrimination for small-amplitude signal embedded in tail is reduced.








 
 
  Recently Added Patents
Level-shift circuit, electro-optical device, and level shift method
Power transmission control device for vehicle
Multi-contoured yoga support
Methods of modulating interleukin-22 and immune response by notch regulators
Method for inhibiting thermal run-away
Image reading apparatus, image reading method and program
Steplessly adjustable cymbal locating device
  Randomly Featured Patents
Method and apparatus for electronic item identification in a communication system using known source parameters
Polymer-coated carbon-clad inorganic oxide particles
Simultaneous two-way communication system using a single communication port
Efficient output-request packet switch and method
Dental implant
Scaffold ladder adapter
Writing signal timer output circuit which includes a bistable timer signal generator
Computer case with adjustable hard disk drive and interface card accommodation space
Caller id unit
System and method for MR image scan and analysis