Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for a memory switching data processing system










Image Number 7 for United States Patent #7945740.

A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a memory switching data processing system is provided. The memory switching data processing system includes one or more central processing units (`CPUs`); random access memory organized in at least two banks of memory modules; one or more memory buses providing communications paths for data among the CPUs and the memory modules; and a flexibly configurable memory bus switch comprising a first configuration adapting the first CPU to a first bank of memory modules and a second CPU to a second bank of memory modules and a second configuration adapting the first CPU to both the first bank of memory modules and the second bank of memory modules.








 
 
  Recently Added Patents
Switching device and electronic apparatus using the same
Erasing a non-volatile memory (NVM) system having error correction code (ECC)
Electronic device including predicted frequency error estimation of a voltage controlled oscillator and related methods
Targeted gene deletions for polysaccharide slime formers
Near-field transducers for focusing light
System and method for leveraging independent innovation in entertainment content and graphics hardware
Composite filtration membranes and methods of preparation thereof
  Randomly Featured Patents
Latch circuit including data input terminal and scan data input terminal, and semiconductor device and control method
Toilet paper case with a rotatable cover plate
Clay containing electrically-conductive layer for imaging elements
Method for laser cladding thermally insulated abrasive particles to a substrate, and clad substrate formed thereby
Cascaded phase-locked loops
Faux leather sheet
Color diffusion transfer photographic elements comprising a neutralizing system timing layer
High density EEPROM cell array with novel programming scheme and method of manufacture
Ferroelectric liquid crystal optical modulation device and driving method therefor for gray scale display
Broadband composite dipole antenna arrays for optical wave mixing