Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for a memory switching data processing system










Image Number 7 for United States Patent #7945740.

A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a memory switching data processing system is provided. The memory switching data processing system includes one or more central processing units (`CPUs`); random access memory organized in at least two banks of memory modules; one or more memory buses providing communications paths for data among the CPUs and the memory modules; and a flexibly configurable memory bus switch comprising a first configuration adapting the first CPU to a first bank of memory modules and a second CPU to a second bank of memory modules and a second configuration adapting the first CPU to both the first bank of memory modules and the second bank of memory modules.








 
 
  Recently Added Patents
Communication terminal, communication system, server apparatus, and communication connecting method
Method and system for routing telephony communications together with modified calling party identifier information
Buffer pool extension for database server
Method of fabricating solid electrolytic capacitor and solid electrolytic capacitor
Panel for decoration
Systems and methods for synchronizing and controlling multiple image sensors
Sample chamber for laser ablation inductively coupled plasma mass spectroscopy
  Randomly Featured Patents
Variable tool bit holder
Sensor node management and method for monitoring a seal condition of an enclosure
Method of mapping refrigerated containers in a power line carrier based monitoring system
Diagnosis of Candida vaginitis by detecting D-arabinitol in vaginal fluid
Marine vessel propulsion device and marine vessel including the same
Transmission level indicator
Biochemical treatment device with dispensing unit
Ring
Method for forming a non-photosensitive pixel-defining layer on a OLED panel
Amplifier circuit with reduced turn-on and turn-off transients