Resources Contact Us Home
Structure for a memory switching data processing system

Image Number 7 for United States Patent #7945740.

A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a memory switching data processing system is provided. The memory switching data processing system includes one or more central processing units (`CPUs`); random access memory organized in at least two banks of memory modules; one or more memory buses providing communications paths for data among the CPUs and the memory modules; and a flexibly configurable memory bus switch comprising a first configuration adapting the first CPU to a first bank of memory modules and a second CPU to a second bank of memory modules and a second configuration adapting the first CPU to both the first bank of memory modules and the second bank of memory modules.

  Recently Added Patents
DFPase enzymes from Aplysia californica
Wearable display device
Cellulose derivative and hydrogel thereof
Compact bus bar assembly, switching device and power distribution system
High-resolution ranging and location finding using multicarrier signals
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Cosmetic product including vegetable oil blend
  Randomly Featured Patents
Method for fabricating silicide layers for semiconductor device
Programmable universal remote control unit
Method and apparatus for transmitting/receiving signals in multiple-input multiple-output communication system provided with plurality of antenna elements
Pressure regulator with means to block relative rotation of parts during assembly
Measurement instrument, reagent carrier used for the same, information recorded medium, measurement data correcting method, and program recorded medium
Moisture content tester for non-destructive multipurpose testing
Biprogrammable electronic accounting machine
Apparatus for monitoring and controlling consumer power consumption
Computer-controlled exhaust gas recirculation system for internal combustion engine
Switch block for FPGA architectures