Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for a memory switching data processing system










Image Number 7 for United States Patent #7945740.

A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a memory switching data processing system is provided. The memory switching data processing system includes one or more central processing units (`CPUs`); random access memory organized in at least two banks of memory modules; one or more memory buses providing communications paths for data among the CPUs and the memory modules; and a flexibly configurable memory bus switch comprising a first configuration adapting the first CPU to a first bank of memory modules and a second CPU to a second bank of memory modules and a second configuration adapting the first CPU to both the first bank of memory modules and the second bank of memory modules.








 
 
  Recently Added Patents
Integrated multi-sat LNB and frequency translation module
Color variation control process for molding plastic and composite multi-color articles
Semiconductor device having vertical channel
Electrophoresis display having touch screen and method for driving the touch screen
Error recovery storage along a memory string
Adaptive block pre-fetching method and system
Method and system for distributing load by redirecting traffic
  Randomly Featured Patents
Distribution plate for spin pack assembly
Drilled, cast-in-place shell pile and method of constructing same
Root canal filling material
Photosensitive composition for electrophotography
Image pickup device
Method and apparatus for reproducing image from data obtained by digital camera and digital camera used thereof
Phase-locked loop with tunable oscillator
Method of forming dental floss with string and brush portions
Method and apparatus for eliminating signal sidelobes from a received signal frame in a multichannel receiver
Semiconductor memory device for byte-based masking operation and method of generating parity data