Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for a memory switching data processing system










Image Number 7 for United States Patent #7945740.

A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a memory switching data processing system is provided. The memory switching data processing system includes one or more central processing units (`CPUs`); random access memory organized in at least two banks of memory modules; one or more memory buses providing communications paths for data among the CPUs and the memory modules; and a flexibly configurable memory bus switch comprising a first configuration adapting the first CPU to a first bank of memory modules and a second CPU to a second bank of memory modules and a second configuration adapting the first CPU to both the first bank of memory modules and the second bank of memory modules.








 
 
  Recently Added Patents
Tomlinson Harashima precoding with additional receiver processing in a multi-user multiple-input multiple-output wireless transmission system
Method of measuring a displacement amount for an automobile suspension assembly
Magnetic detection of small entities
Gas sensor with a porous layer that detectably affects a surface lattice resonant condition of a nanoparticle array
Method of forming a power supply controller and structure therefor
Method and apparatus for communication
Centralized behavioral information system
  Randomly Featured Patents
Transparent PCI-based multi-host switch
Method for measuring liquid immersion lithography soluble fraction in organic film
Radiation detection system
Two cycle engine with fuel injection
Plating pretreatment apparatus and plating treatment apparatus
Method for compensating injection quality in each individual cylinder in internal combustion engines
Process for the preparation of a paclitaxel C-4 methyl carbonate analog
Exposure apparatus having catadioptric projection optical system
Ski pole mitten
Modular DLL architecture for generating multiple timings