Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Integrated testing circuitry for high-frequency receiver integrated circuits
Apparatus for touch screen avionic device
Tube lighting fixture
Process information structuring support method
Image forming apparatus and control method therefor
Antitumoral compounds
  Randomly Featured Patents
Lateral field emission device
Mobile terminal device
Dimmer switch
Method for ultrasonically profiling the distribution of an administered medicament
Refuse compaction apparatus and method
Hollow beams for incorporation in automotive vehicle frames
Apparatus and method for door and window head flashing
Purchase order and purchase order response interactive forms
Biomedical devices
Large incandescent live image display system