Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Electrode material and use thereof for production of electrochemical cells
Active and progressive targeted advertising
Enhancement of semiconducting photovoltaic absorbers by the addition of alkali salts through solution coating techniques
Duty cycle adjustment of remote illumination source to maintain illumination output
Case of electronic device having antenna pattern embedded therein and mold and method for manufacturing the same
Methods and apparatus for preserving privacy in an RFID system
Systems of an electronic device and methods for manufacturing the same
  Randomly Featured Patents
Connector for a card reader having contacts with twofold detection
Support assembly for personal electronic device and method for using the same
Channel estimation for a WLAN through increased use of preamble
Biosensor containing a biochemical substance immobilized on a layer of an olefinic-unsaturated, epoxyfunctional polyether
System and method of configuring system components
Cache memory to support a processor's power mode of operation
Folded pot cover
Motorized patient support for eye examination or treatment
Explosively pumped laser light
Toilet flushing apparatus