Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
System and method for outputting virtual textures in electronic devices
Systems and methods for tracking mobile terrestrial terminals for satellite communications
System, method, and computer program product for determining whether an electronic mail message is compliant with an etiquette policy
Color stable manganese-doped phosphors
Method for forming pattern
Method for selective deposition of a semiconductor material
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
  Randomly Featured Patents
Transistors having implanted channel layers and methods of fabricating the same
Marble actuated toy
Combination coulter and fertilizer knife apparatus
Method for producing materials having z-direction fibers and folds
Mandelic acid derivatives and mandelonitriles, processes for producing them, and their use for combating microorganisms
Image sensors and methods of manufacturing the same
Drive method of el display apparatus
Retry request overload protection
Processes for the preparation of phthalocyanines
Vehicle drive system, power management device, and method for managing power