Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Electronic device and control method therein
Using rule induction to identify emerging trends in unstructured text streams
Release layer
Systems and methods for adaptive blind mode equalization
Dynamic trunk distribution on egress
Data processing circuit with arbitration between a plurality of queues
Fingerprinting apparatus, system, and method
  Randomly Featured Patents
Internal-combustion engine
Load compensating gain control for a series resonant inverter
Adjustable hoop clamp for tanks or the like
Semiconductor device including very low sheet resistivity buried layer
High build, low bake cathodic electrocoat
Portion of an ambulatory device
Recording medium, recording apparatus and recording/reproducing system for tracking use and transfer of data
Casing structure for electronic equipment
Electrostatic discharge protection component
Exhaust system comprising exotherm-generating catalyst