Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Method and CTDevice for computer tomographic spiral scanning of a patient
Magnesium metal-air battery
Power supply device
Playback device for stereoscopic viewing, integrated circuit, and program
Packet communication system and packet communication method, and node and user device
Cleaning device, and image forming apparatus, process cartridge, and intermediate transfer unit each including the cleaning device
  Randomly Featured Patents
Solid propellant gas generator impulse management scheme for high mass flow turn-down ratio
Precursor solution for forming thin film of ferroelectric substance and production process thereof
Yellow-emitting halophosphate phosphor of improved brightness and method
Antifungal S-arylmethyl- and S-heterocyclylmethyl ethers of 2-aryl-3-mercapto-1-(1H-1,2,4-triazol-1-yl) propan-2-ols
Probe, probe set, probe carrier, and testing method
Motorcycle camshaft drive tensioner
Novelty cap having fan-like structure
Light bulb
System and method for providing master and slave phase-aligned clocks
Idle channel retrieving method and cordless communications system using the same