Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
System and method for improving text input in a shorthand-on-keyboard interface
Method for encoding signal, and method for decoding signal
Security access protection for user data stored in a cloud computing facility
Difference detecting apparatus, difference output apparatus, and medium
Low-staining room temperature curable coating composition
Optical writer and image forming apparatus including same
Differential ring oscillator and method for calibrating the differential ring oscillator
  Randomly Featured Patents
Apparatus and method for executing mode conversion of a facsimile system into automatic mode
Optical integrated circuit device and driving method therefor
High molecular weight polyacrylates for aluminum protection in warewash applications
Offshore multiple well drilling and production apparatus
Clip on welder for plastic material
Polyetheresters, their production and use
Method of, and device for, detecting the yarn end on a bobbin
Keyboard with metal cover and improved switches
Lateral release mechanism for movable roof panels
Image input and output using scan-all-first input mode