Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Display system, display control method and computer program
Method of fabricating CIGS by selenization at high temperature
Polyureas made from aminocrotonates and enaminones
Apparatus and method for efficient transmission of acknowledgements
Event-triggered server-side macros
Pet bed
Solid-state imaging device and imaging apparatus
  Randomly Featured Patents
Tip and slip bottom bouncer
Marine vehicles
Method and apparatus for detection of chemical mechanical planarization endpoint and device planarity
Cooling cabinet
Edible plastic dispersion
Multiple fixture for replacing worn hoe bits
Protein kinase C peptides for use in withdrawal
Vehicle air bag deployment system and method
Wet friction member, and wet frictional engagement apparatus for a transmission using the same
Tool handle