Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Audio conversation apparatus
Washing machine
Process for filtering interferograms obtained from SAR images acquired on the same area
Cover opening and closing unit and image forming apparatus including the same
Hot-press cushion material and manufacturing method of the same
Automated processing machine used for processing samples placed on slides and having an output device
Debris tray
  Randomly Featured Patents
Liquid crystal display device having a semi-transmissive dielectric film
Collapsible rolling cane
Recombinant bacillus proteases and uses thereof
Method and apparatus for up to full width ultrasonic bonding
Device for capturing solar energy and transferring it onto a receiving medium to be heated
Plastic containers for small valuable articles
Method for crystallizing magnesium chloride and method for using in a catalyst composition
Offset comparator with common mode voltage stability
Fireproofed thermoplastic molding materials containing red phosphorus and based on polyesters or polyamides
Apparatus for managing software bending machines