Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Use of endogenous promoters in genetic engineering of Nannochloropsis gaditana
Laminar library screen
Scattering spectroscopy employing hotspot-aligned nanopores
Ultrathin fluid-absorbent cores
Solid-state imaging device and imaging apparatus
Signal judgment method, signal judgment apparatus, program, and signal judgment system
Liposomal nanoparticles and other formulations of fenretinide for use in therapy and drug delivery
  Randomly Featured Patents
Recycling of articles comprising hydroxy-phenoxyether polymers
Method and apparatus for switching an optical beam by modulating the phase of a portion of the optical beam in a semiconductor substrate
Creating data in a data store using a dynamic ontology
Absorbent article with improved fit
Torque drive mechanism for gas compressor
Multipurpose jewelry clip
Mobile unit communication apparatus
Arrangement for mounting a fan motor on a heat exchanger and automobile vehicle front assembly provided with that arrangement
Methods of preventing grain sprouting after harvest through the application of sulfur dioxide, nitrogen and ammonia gases
Power tool with automatic downshift feature