Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Domestic soda-water preparing device
Electrical event detection device and method of detecting and classifying electrical power usage
Chromene compound
Configurable pitch reducing optical fiber array
Printing apparatus
System for and method of providing single sign-on (SSO) capability in an application publishing environment
Preventative traffic congestion social networking improvement system within a community
  Randomly Featured Patents
Recombinant bacterial phytases and uses thereof
Copolymer latex
Aircraft passenger seat
Time domain network analyzer
Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith
Light-emitting device having triplet and singlet compound in light-emitting layers
Process for producing L-glutamic acid
Electrosurgical methods and apparatus for making precise incisions in body vessels
Apparatus and method for sequential distraction