Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Motorized home appliance door
Device to control force required to depress accelerator pedal
Lighting fixture
Virtual links in a routed ethernet mesh network
Method for editing a media clip in a mobile terminal device, a terminal device utilizing the method and program means for implementing the method
System and method for associating financial transaction data with user's project data
  Randomly Featured Patents
Support structure for an electronic enclosure
Dynamic planning method and system
Systems and methods for facilitating automated test equipment functionality within integrated circuits
Light emitting diode module
Dual compartment receptacle
Helical scan type magnetic recording and reproducing apparatus recording multiple signals on multiple axially displaced tape tracks
Animal treat method
Transparent/translucent moisturizing/cosmetic/personal cleansing bar
Printer stand