Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Method and apparatus for rebuilding data in a dispersed data storage network
Vacuum cleaner filter adapter ring
Codeword-enhanced peer-to-peer authentication
Compound semiconductor device and manufacturing method therefor
Methods and systems for time-shifting content
Moving picture decoding device and moving picture decoding method
  Randomly Featured Patents
MRI adjustable head coil
Heat-sensitive compositions and imaging member containing carbon black and methods of imaging and printing
Electrical interconnection for structure including electronic and/or electromagnetic devices
Methods and apparatuses for manufacturing monocrystalline cast silicon and monocrystalline cast silicon bodies for photovoltaics
Method and device for data processing in a wireless mobile terminal
Electric connection box
Method and/or apparatus for motion estimation using a hierarchical search followed by a computation split for different block sizes
Low CnO.sub.2 loading, high coercivity thermomagnetic tape duplication
Brake lever mechanism
Interconnection design method, recording medium containing program and manufacturing method of interconnection substrate