Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Biaxially oriented film which could be thermally laminated with paper and other substrates
Color LED display device without color separation
Medical diagnosis, therapy, and prognosis system for invoked events and methods thereof
Electric vehicle charging station parking meter systems
Image processing apparatus, image processing method, and program
Systems and methods for dissipating an electric charge while insulating a structure
Methods and systems for assessing sales activity of a merchant
  Randomly Featured Patents
Roller skate
Transponder tuning method and a transponder
Security and pouring stopper
Credit handling in an anonymous trading system
Process and apparatus for manufacturing endodontic instruments
Housing for electrical device with relief for shearable ribs
Electrically operated lock
Silver halide color photographic materials having improved development characteristics
Vacuum seed meter
Key top and key top lighting device in an electronic apparatus