Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Semiconductor memory device, test circuit, and test operation method thereof
System and method for text input with a multi-touch screen
Solid-state imaging device
System and method for backup communication over ethernet
Secure provisioning of a portable device using a representation of a key
Heat stable variants of plant adenosine diphosphate glucose pyrophosphorylase small subunit
Power management method for reducing power of host when turning off main monitor and computer system applying the same
  Randomly Featured Patents
Method for securing the operating system in a handheld medical device and apparatus
Method for removing nitrogen oxides from gas streams and regenerating spent sorbent
Self-aligned contact for trench MOSFET
ARCP multi-point converter having variable-potential intermediate-circuit capacitances
Transducer support apparatus
Lamp ballast for reducing interference current
System and method for manipulating and managing computer archive files
Amphiphilic fluorine derivatives with telomeric structures
Turbine blade of a gas turbine
Method for producing mother alloys for iron-based amorphous alloys