Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Bull stationery tab
Adaptive block pre-fetching method and system
Electrifying roller
Deadline-driven parallel execution of queries
Connector with shielding device and method for manufacturing connector
Process for the preparation of morphinane analogues
Method and apparatus for cutting high quality internal features and contours
  Randomly Featured Patents
Pocket former
Pre-water-based suspension phosphor treatment process
MP3 player
Dead front electrical connector for charging electric cars
Tin plating
Automatic on/off circuit with time delay
Surfactant treatment regimen
Connecting means for trench cover plates
Method of and an apparatus for controlling a plurality of DC motors