Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Remotely provisioned wireless proxy
Transmission apparatus and network protection method
Pyroelectric detector, pyroelectric detection device, and electronic instrument
Random access point (RAP) formation using intra refreshing technique in video coding
Refuelable battery-powered electric vehicle
Method of making a CIG target by spray forming
Optical signal output apparatus, electrical signal output apparatus, and test apparatus
  Randomly Featured Patents
Toroidal continuously variable transmission
Battery management for optimizing battery and service life
Automatic flash amount control apparatus of camera
Disk guide for a disk handling system
Mode dependent minimum FIFO fill level controls processor access to video memory
Molded case for a miniature circuit breaker
Method for printing and reading for orthogonal bar code patterns
Segmented, encapsulated insulation assembly
Information output from a single character display for LTO drives
Hanging torch stand