Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Multi-carrier operation for wireless systems
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Parallel processing computer systems with reduced power consumption and methods for providing the same
High performance design rule checking technique
Indicating transfer in an IMS network
Dye-sensitized solar cell, dye-sensitized solar cell module, and coating liquid for forming electrolyte layer
Retrievable outgoing audio messaging
  Randomly Featured Patents
Continuous lid seam
Ball manipulating apparatus for games
Electronic device case and stand
Apparatus for transferring screw members
Dimmer-universal remote control illuminating system
Method of dumping and collecting corrosive substances from _automotive batteries
DEP (direct electrostatic printing) device maintaining a constant distance between printhead structure and toner delivery means
Writing tool
Integrally-encased diving control valve means
Propulsion decoupling method and system for multiple track mounted robots of an automated storage library