Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Maize variety hybrid X13A495
Grounding fitting
Electric power steering apparatus
System and method for the analysis of biodiesel
Drive and startup for a switched capacitor divider
System, method and computer program product for efficient caching of hierarchical items
Method for computing an energy efficient route
  Randomly Featured Patents
Wire convertible from over-the-wire length to rapid exchange length
Packet classification
Angle finder
Methods and systems for a linear character selection display interface for ambiguous text input
System and method for selectively controlling fetching and prefetching of data to a processor
Covalent polar lipid conjugates with neurologically active compounds for targeting
Method of forming silicon oxynitride films
Closed-loop waterbrake dynamometer fluid volumetric control system and method
Drug carriers
Pulsed load modulation amplifier and method