Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Display screen of a mobile terminal or portion thereof with a graphical user interface
Method for programming non-volatile memory device and apparatuses performing the method
Selected alert delivery in a distributed processing system
Regulating a supply voltage provided to a load circuit
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Synthetic bone grafts
Mirror drift compensation in an optical circuit switch
  Randomly Featured Patents
Hydraulic folding mechanism for discs and the like
Self-opening/closing umbrella
Sleeve-type flexible shaft coupling
Method and system for accessing electronic resources via machine-readable data on intelligent documents
System of accessories for use with bronchoscopes
Image reading apparatus with partially shielded light-receiving elements
Sulfotransferase, peptide thereof and DNA encoding the same
Game table
Anthracycline compound