Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
Clothes hanger
Method for eliciting an immune response to human telomerase reverse transcriptase
Digital media content distribution
Systems and methods of device-free motion detection and presence detection
Thin film transistor and flat panel display device including the same
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
  Randomly Featured Patents
System and method for allocating memory by partitioning a memory
Communication system capable of speech and facsimile communication
EMI shielding for components
Spade drill
Miniature novelty purse
Titanium carbide coating of bearing components
Detector for an X-ray computed tomography apparatus
Mobile body controlling gear
Data processing divider
Method for the selective manufacture of N,N'-dimethyl piperazine