Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Passive charge cord release system for an electric vehicle
Information processing apparatus and storage medium for storing information processing program
Image correction method
System and method for passing PLC signals from a first electrical line to a second electrical line
Data processing system, data processing method, and image forming apparatus
Notebook computer
Wireless communications system, wireless communications apparatus, wireless communications method and computer program for wireless communication
  Randomly Featured Patents
Disk brake and connecting assembly therefor
Wireless base station to base station synchronization in a communication system, such as a system employing a short-range frequency hopping or time division duplex scheme
Circuit arrangement to ascertain and indicate that a luminous density limit condition is exceeded
Ion current detection system and method for internal combustion engine
Negative-working imaging method employing encapsulated photohardenable compositions
Automobile cut-off anti-theft system
Apparatus and method for controlling self-interference in a cellular communications system
Trapped-energy mode resonator and method of manufacturing the same
Swivel suspension set