Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Malicious attack detection and analysis
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
System and method for providing private demand-driven pricing
Light fixture
Method and system for establishing enhanced key when terminal moves to enhanced universal terminal radio access network (UTRAN)
Prevention and treatment of osteoarthritis
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
  Randomly Featured Patents
Fuel station
Pesticide formulation containing azadirachtin (not less than 300 ppm) and salanin in a formulated product with neem oil
Machining device, particularly for the production of tooth replacement parts or models thereof
Motor starting and switching
Process for the preparation of pyridine dicarboxylate derivatives
Composition for filtration particulate material
Ion beam device
Process for the production of aromatic trifluoromethyl compounds of the benzene series
Differential amplifier utilizing MOS transistors of a single channel polarity
Heat absorbing temperature control devices and method