Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Optical analysis device, optical analysis method and computer program for optical analysis
Combining seismic data from sensors to attenuate noise
Adhering composition and method of applying the same
Laminar library screen
Liposomes with improved drug retention for treatment of cancer
Herbicide composition having improved effectiveness, method of preparation and use
Calibration method for non-ideal transceivers
  Randomly Featured Patents
Apparatus for unloading of bulk material from the cargo holds of ships
Gearshift stick lock for automobiles
Tire mold apparatus
One-piece window connector
Mounting for a ceramic scroll in a gas turbine machine
Electrode wire for use in electric discharge machining and process for preparing same
Olefin metathesis catalysts and related methods
PCI-X error correcting code (ECC) pin sharing configuration
Method of fabricating packed article of multi-storied layers of box-like packages