Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Method and apparatus for producing homogeneous magnetic fields
Nitride semiconductor laser device
Fixing device, fixing device control method, and image forming apparatus
Steering wheel
Scanning projection apparatus with tangential compensation
Candle holder
Systems and methods for managing fleet services
  Randomly Featured Patents
Asphalt-containing organic fibers
Floor display
Over temperature and over power delta temperature operating margin recovery method and reactor system employing the same
Overtone crystal oscillating circuit
Adaptive interframe/intraframe block coding method and apparatus
Constant illumination, remotely dimmable electronic ballast
Quinolizine sulfonamides used against certain neoplastic disease states
Device for measurement and display of physiological parameters of a blood flow by ultrasonic echography
Snap hinge
Stacked pixel for high resolution CMOS image sensor