Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Reconfigurable barrel shifter and rotator
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
System and method for performing image correction
Method for dropping packet data, radio communication device, and mobile communication system
Multi-contoured yoga support
Rotation angle sensor
Method for indicating the process of leaving a parking space
  Randomly Featured Patents
Pulse gasification and hot gas cleanup apparatus and process
Sanitary paper
Rationalization of data used in model of time varying event behavior
File information generating method, file information generating apparatus, and storage medium storing file information generation program
Electric toothbrush
Digital-audio-signal recording apparatus
Multi-purpose measuring tool
Image forming apparatus
Method of discriminating equilibrium characteristics of hydrogen absorbing alloys
Production of attenuated parainfluenza virus vaccines from cloned nucleotide sequences