Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Amplitude-shift-keying (ASK) envelope detector and demodulation circuits
Portable electronic device holder and tether
Pyrrolidine derivatives, pharmaceutical compositions containing the same, and methods of using the same
Method and apparatus for executing load distributed printing
Power semiconductor module
Keypad assembly for electronic devices
  Randomly Featured Patents
Apparatus and process for recovering heat emanating from the shell of a thermal reactor in a sulfur recovery plant
Method and apparatus for detecting laundry weight of washing machine
Method and system for tracking signal sources with wrapped-phase hidden markov models
Molding die assembly for rubber members and rubber member produced thereby
Hydraulic actuator
Location based tracking
Centrifugally controlled two-speed accessory drive
Electrostatic typeinkjet head having a vent passage and a manufacturing method thereof
Machine tool
Reusable injection catheter