Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Statistical information collection from one or more device(s) in storage communication with a computing platform
Data recording apparatus with recording control based on defect block and control method thereof
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Case for electronic device
Method for detecting motion of an electrical device or apparatus
Energy storage device package
Registry key federation systems and methods
  Randomly Featured Patents
All FET fully integrated current reference circuit
Surface active prepolymers with both fluorine-containing groups and hydrophilic groups
Wireless network device
Apparatus for wave energy harnessing
Method for fastening two substantially coplanar edges without a weld
Easily expandable nontrapping flexible paper microwavable popcorn package
Light fixture
Apparatus for controlling the writing of data in disk sectors
Multiport conference circuit with multi-frame summing and voice level coding
Monopiece body for the separate packaging and mixing of at least two products