Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
MEMS autofocus actuator
Apoptosis inductor extracted from potato, potato foodstuff containing the inductor, and processed product thereof
Pill identification and counterfeit detection method
Treatment of diabetes with milk protein hydrolysate
Auto-aligning spectroscopy system
Fuel cell stack including ejector and blower for anode recirculation and method for controlling the same
Bread basket
  Randomly Featured Patents
Support rack for disc-like weight members
Method for fabricating an LCD device
Antigen/antibody specification exchanger
Bus arbitration network capable of quickly carrying out arbitration among bus masters
Interleaver using spatial birefringent elements
Adapter device for tools of an abrasive blasting system
Effective management of overlapping wireless channels
Spring type guide bar stop for portable power chain saw
Routing monitoring
Radio receiver with bandwidth switching