Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Automated system for load acquisition and engagement
Apparatus and method for internally lining an elongate member
Method for installing flashing on the exterior siding of a building with a custom tool
Inhibition of cell proliferation
Impeller for water pump
Thin film transistor
Light-emitting device including independently electrically addressable sections
  Randomly Featured Patents
Apparatus for transmitting and receiving digital data via serial bus by generating clock select and timing signals and by providing data synchronized with a clock signal
Index creating apparatus
Transmission having externally mounted electronic control unit
Method of fabricating vertical devices using a metal support film
System and method for efficiently synchronizing cache and persistant data in an object oriented transaction processing system
Carpet seam cutter
Helical scan VTR with means for displacing head along track direction
Method and composition for treatment of insulin requiring mammals
Sweeping method and magnet track apparatus for magnetron sputtering
Orthotic device for limiting limb motion at a joint