Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
Method for transforming a single reactor line
Transaction finance processing system and approach
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Controller interface providing improved data reliability
Method and system for electronic distribution of product redemption coupons
  Randomly Featured Patents
Wireless powered communication device using power signal sampling and method
Method for the cooling of a shaft furnace for the calcining of lime, dolomite or magnesite
Distribution aiding method, distribution aiding server, recording medium, distribution aiding program, and dealer terminal
Process and device for controlling at least one aerodynamic elevator surface of an aircraft during a takeoff
Impulse noise reduction method and circuit
Hermetic compressor
Game carrier for a vehicle
Biodegradable vegetable oil compositions
Dust protection assembly for magneto-optic drive apparatus
Method of and system for dynamically controlling during run time a multifunction peripheral (MFP) touch panel user interface (UI) from an external remote network-connected computer