Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Methods of fabricating transistors having buried P-type layers coupled to the gate










Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.








 
 
  Recently Added Patents
Query and result rebinding
Manual dispenser of edible foods such as ice cream, pastry and the like
Cantilever skidding system on a drilling rig
Display screen with graphical user interface
Test circuit for testing execution of a handshake protocol and method for testing execution of handshake protocol
Adjustable shoulder belt path for a booster car seat
Method and apparatus for geographically aiding navigation satellite system solution
  Randomly Featured Patents
Conveyor line fluidizer
Determination of focal plane for a scanning projection aligner
Vehicle identification method and device
Gas turbine engine power shift transmission power train
Enclosed piezoelectric microactuators coupled between head and suspension
Voltage converter for implantable microstimulator using RF-powering coil
Polymers derived from ethylene and 1-butene for use in the preparation of lubricant disperant additives
Room divider panel
Joint assembly for joining a ceramic membrane to a tube sheet
Telephone set