Resources Contact Us Home
Methods of fabricating transistors having buried P-type layers coupled to the gate

Image Number 5 for United States Patent #7943972.

A unit cell of a metal-semiconductor field-effect transistor (MESFET) is provided. The MESFET has a source, a drain and a gate. The gate is between the source and the drain and on an n-type conductivity channel layer. A p-type conductivity region is provided beneath the gate between the source and the drain. The p-type conductivity region is spaced apart from the n-type conductivity channel layer and electrically coupled to the gate. Related methods are also provided herein.

  Recently Added Patents
High power fiber amplifier with stable output
Sound producing apparatus for vehicle
Catalyst composition with nanometer crystallites for slurry hydrocracking
Method, preprocessor, speech recognition system, and program product for extracting target speech by removing noise
Hybrid CMOS nanowire mesh device and PDSOI device
Methods, devices and software applications for facilitating a development of a computer program
Suspension with flexure having laminated structure and bonding pads on opposing surfaces thereof, and head gimbal assembly and disk drive unit with the same
  Randomly Featured Patents
Destabilized and catalyzed borohydride for reversible hydrogen storage
Method and device for analyzing the combustion noise in a cylinder of an internal combustion engine
Preparation method for lithographic printing plate
Apparatus for configuring a remote process sensor and signal transmitter
Liquid tank using fuel cell system and liquid level detection device
Multi-purpose vacuum suction apparatus
Temperature adjusting system adapted for use in an electric vehicle and the like
Zirconia body and methods
Data communication and power supply system for downhole applications
Multi-layer high spin golf ball