Resources Contact Us Home
Semiconductor device and associated layouts including diffusion contact placement restriction based on relation to linear conductive segments

Image Number 10 for United States Patent #7943967.

A semiconductor device includes a substrate portion having a plurality of diffusion regions defined therein. The plurality of diffusion regions are separated from each other by one or more non-active regions of the substrate portion. The plurality of diffusion regions are defined in a non-symmetrical manner relative to a virtual line defined to bisect the substrate portion. The semiconductor device includes a gate electrode level region formed above the substrate portion to include a number of conductive features defined to extend in only a first parallel direction. Each of the number of conductive features within the gate electrode level region is fabricated from a respective originating rectangular-shaped layout feature. The number of conductive features within the gate electrode level region includes conductive features defined along at least four different virtual lines of extent in the first parallel direction across the gate electrode level region.

  Recently Added Patents
Method and system for using personal devices for authentication and service access at service outlets
Method of making and using an alpha-glucanase composition to reduce or remove biofilm
Permeable pressure sensitive adhesive
Support for a parameterized query/view in complex event processing
Method and system for remotely testing a wireless device
Active pellet without chemical additives
Mounting structure, electro-optical apparatus, and touch panel
  Randomly Featured Patents
Thermal ink jet printhead with drive circuitry on opposing sides of chamber
Golf ball
Ileus treatment method
Illuminated sign
Lens position adjusting method for zoom lens
System for representing line drawings by polygonal lines
Audiovisual synchronization signal generator using audio signature comparison
Rotating and reversing mechanism for LCD display
Method for testing integrated circuit, and wafer
Blade sharpener