Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Moving-picture compression encoding method, apparatus and program










Image Number 5 for United States Patent #7936820.

Disclosed are a moving-picture compression encoding apparatus comprising a motion-compensated predicting unit that includes a first cost calculator for generating cost values based upon difference information indicative of differences between prediction signals generated by a prediction signal generator and a moving-picture signal input to the moving-picture compression encoding apparatus; a preliminary selector for preliminarily selecting a plurality of blocks based upon the cost values and outputting the blocks to a second cost calculator; the second cost calculator for generating new cost values by applying a frequency conversion to the difference information regarding the block sizes that have been output from the preliminary selector; and a block size selector for selecting an optimum block size based upon the cost values resulting from the frequency conversion.








 
 
  Recently Added Patents
Method and device for reliable estimation of network traffic
Image forming apparatus, control method of image forming apparatus, and storage medium
Motion blur reduction for LCD video/graphics processors
Non-phosphorus-based gellant for hydrocarbon fluids
Accelerator for a read-channel design and simulation tool
Printable and printed articles
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
  Randomly Featured Patents
Tractor protection valve
Package with a re-sealable closure for opening and closing
Motor parameter estimation method and apparatus
Semiconductor ceramic composition
Corrective device for inverter output voltage error
Low pass filter systems and methods
Interdigital capacitor having a cutting target portion
Image capturing apparatus with movement compensation function and method for movement compensation thereof
Locking skirt for channel-beam clamp
Method on scan chain reordering for lowering VLSI power consumption