Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor scheme for reduced circuit area in a simplified process










Image Number 2 for United States Patent #7935629.

An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.








 
 
  Recently Added Patents
Multipoint photonic doppler velocimetry using optical lens elements
Mesa-shaped piezoelectric resonator element
Code reading apparatus, sales registering apparatus, and sales registering method
Rewriting branch instructions using branch stubs
Adjusting dental prostheses based on soft tissue
Portable stand
Motion blur reduction for LCD video/graphics processors
  Randomly Featured Patents
Level transmitter
Liner for protective headgear
Control circuit for ignition spark in internal combustion engines
Well reserve pit liquor treatment process
Corner guard for furniture
Data transmission device
Method and arrangement for limiting the damage to a mine clearance vehicle in the event of large mine detonations
Material property identification system and methods
Magazine rack
Method and apparatus for continuous heat sterilization of liquid