Resources Contact Us Home
Semiconductor scheme for reduced circuit area in a simplified process

Image Number 16 for United States Patent #7935629.

An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.

  Recently Added Patents
Thermally efficient busway
Mobile terminal based on W-CDMA system having receive diversity function and system thereof
Determination and presentation of package pricing offers in response to customer interest in a product
Method and system for security authentication of radio frequency identification
System and method for associating financial transaction data with user's project data
Servomotor control circuit
Translucent internal graphics enhancement
  Randomly Featured Patents
Crystalline aluminosilicate AZ-1 and a process for producing the same
Armrest assembly
Laser disc player capable of playing different types of discs
Surveying instrument
Case for reading glasses
Process for lime and sulfide free unhairing of skins or hides using animal and/or plant enzymes
System that provides embedded software to an embedded system
Control apparatus for internal combustion engine
Vehicle, toy, and/or other replicas
Method and apparatus for multiple media digital communication system