Resources Contact Us Home
Semiconductor scheme for reduced circuit area in a simplified process

Image Number 14 for United States Patent #7935629.

An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.

  Recently Added Patents
Print processing method, print relay server, control method, and storage medium to reserve print data
Phase locking loop
Power transmission control device for vehicle
Method and apparatus for controlling the use of data stored on a media sample
Biodegradable aliphatic-aromatic copolyester for use in nonwoven webs
Compact ion accelerator source
Multi-level integrated circuit, device and method for modeling multi-level integrated circuits
  Randomly Featured Patents
Extracting image frames suitable for printing and visual presentation from the compressed image data
Video converter
Deposition of electroactive polymers
Fixing apparatus
Substituting parameter markers for literals in database query language statement to promote reuse of previously generated access plans
Computer-implemented method and system for managing keyword bidding prices
Vehicle surroundings display unit and a method of displaying vehicle surroundings
Cord fastener
Method and system for memory access arbitration for minimizing read/write turnaround penalties
System for sensing level change in vehicles