Resources Contact Us Home
Semiconductor scheme for reduced circuit area in a simplified process

Image Number 11 for United States Patent #7935629.

An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.

  Recently Added Patents
Server-side web analytics system and method
High conductive water-based silver ink
Near-field optical disk having surface plasmon amplification by stimulated emission of radiation
Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
Authentication method
Bacterial superantigen vaccines
Avalanche photo diode and method of manufacturing the same
  Randomly Featured Patents
X-ray shearing interferometer
Interactive computer system for providing television schedule information
Uniaxial or biaxial microelectromechanical gyroscope with improved sensitivity to angular velocity detection
Process for producing polymer particles with irregular shape by polymerizing a water-soluble polymerizable monomer
Plastic optical components
Article and method of maintaining wooden fence posts from attack by lanscaping equipment
Method and apparatus for completing and backside pressure testing of wells
Method for the regeneration of washing solution utilized for simultaneous washing of nitrous oxide and sulfur dioxide from exhaust gases
Arsenic removal media
Foil-decorating injection molding machine and foil-decorating injection molding method