Resources Contact Us Home
Semiconductor scheme for reduced circuit area in a simplified process

Image Number 10 for United States Patent #7935629.

An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.

  Recently Added Patents
Fluorescent proteins
Image forming apparatus acquiring image processing time detected when the acquired time is longer that the previously set time and to correct output image density using generated patch pattern
Biometric data display system and method
Vacuum cleaner
Electrical connector
Droplet generation and detection device, and droplet control device
Systems and methods for providing television signals using a network interface device
  Randomly Featured Patents
Display for dishwasher
Autonomous mapping of protected data streams to fibre channel frames
Automated system setup
Work supporting device
Pulse run-length measurement for HF data signal by dividing accumulated phase difference between first and second zero-crossings by single-cycle range using multiple cycle range sawtooth wavef
Transparent laminate and adhesive film
Sloped film fill assembly
Rotary vane compressor with economizer port for capacity control
Adaptive industrial systems via embedded historian data
Electrolytic apparatus for the manufacture of alkali metal halate