Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-on reset circuit and electronic device using the same










Image Number 7 for United States Patent #7924070.

A power-on reset circuit, connected to an external direct current (DC) power source, to receive DC power signals and generate a reset signal, includes a delay circuit, a combination circuit and a shaping circuit. The delay circuit comprises a plurality of delay units, to delay the received DC power signals and output a plurality of delayed DC power signals. The combination circuit is connected to the delay circuit, to combine the delayed DC power signals into a combination signal, and output the combination signal. The shaping circuit is connected to and turns the combination circuit on and off according to the combination signal and outputs the reset signal.








 
 
  Recently Added Patents
Apparatus and method for transmitting and receiving data
Methods and apparatus to identify exposure to 3D media presentations
Out-of-order load/store queue structure
Wireless subscriber managing storage of HARQ packets
Shape memory polymers formed by self-crosslinking of copolymers
Header rail for a shower screen or the like
Surface emitting laser device, surface emitting laser array, optical scanning device, and image forming apparatus
  Randomly Featured Patents
Data structure for incremental search
Epoxy resin compositions containing polysubstituted novolac epoxy resins and naphthylene based phenolic resin curing agents and semiconductor devices encapsulated therewith
Mobile material distribution system
Technique for effectively treating robbed bit signaling in data communcations
Method for forming film, method for forming wiring pattern, method for manufacturing semiconductor device, electro-optical device, and electronic device
Piezoelectric resonator with "drawer"
Water purifying device
MEMS optical switch with torsional hinge and method of fabrication thereof
Rock 'N walker
Apparatus and method for increasing the performance of interpreted programs running on a server