Resources Contact Us Home
Split gate non-volatile memory cell with improved endurance and method therefor

Image Number 7 for United States Patent #7923328.

A non-volatile memory cell including a substrate in which is formed a source region and a drain region defining a channel region between the source region and the drain region is provided. The non-volatile memory cell further includes a select gate structure overlying a first portion of the channel region. The non-volatile memory cell further includes a control gate structure formed overlying a second portion of the channel region, wherein the control gate structure includes a nanocrystal stack having a height, wherein the control gate structure has a convex shape in a corner region formed at an intersection of a first plane substantially parallel to a top surface of the substrate and a second plane substantially parallel to a side surface of the control gate structure, wherein a ratio of radius of the control gate structure in the corner region to the height of the nanocrystal stack is at least 0.5.

  Recently Added Patents
Method for improving the performance of browser-based, formula-driven parametric objects
Victim port-based design for test area overhead reduction in multiport latch-based memories
Method of stimulating tissue healing
Method or system for investing and/or trading
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
Method of forming wafer level mold using glass fiber and wafer structure formed by the same
Lubricating oil compositions
  Randomly Featured Patents
System and method to measure the condition of a patients heart
Bottle holder
Sprinkler head
Crime prevention screw, embedding material of screw head, screw-use crime prevention seat and crime prevention screw set
Instrument and method for remotely manipulating a tissue structure
Device for obtaining safety stamps applicable to paper or other laminar elements
Method for covering a first layer or layer sequence situated on a substrate with an additional second layer by a sputtering-on process
Facsimile apparatus, control method of facsimile apparatus, and computer-readable memory medium storing control program for facsimile apparatus
Process for cleaning debris containing pollutants
Integrated circuit tester and remote pin electronics therefor