Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Fault interrupter and load break switch










Image Number 17 for United States Patent #7920037.

A fault interrupter and load break switch includes a trip assembly configured to automatically open a transformer circuit electrically coupled to stationary contacts of the switch upon the occurrence of a fault condition. The fault condition causes a Curie metal element electrically coupled to at least one of the stationary contacts to release a magnetic latch. The release causes a trip rotor of the trip assembly to rotate a rotor assembly. This rotation causes ends of a movable contact of the rotor assembly to electrically disengage the stationary contacts, thereby opening the circuit. The switch also includes a handle for manually opening and closing the electrical circuit in fault and non-fault conditions. Actuation of the handle coupled to the rotor assembly via a spring-loaded rotor causes the movable contact ends to selectively engage or disengage the stationary contacts.








 
 
  Recently Added Patents
Dielectric insulation medium
Enhancing user experiences using aggregated device usage data
Systems, computer programs, and methods for controlling costs of a healthcare practice
Fuel cell module, manufacturing method thereof and unit containing several of the latter
Piezoelectric device and fabricating method thereof
Nonvolatile semiconductor memory device and method for manufacturing the same
Method of measuring the flux of a soil gas
  Randomly Featured Patents
Lithium exchanged zeolite X adsorbent blends
Passenger transfer, double deck, multi-elevator shuttle system
Method for optimized dematching layer assembly in an ultrasound transducer
Music stand
Software center and highly configurable robotic systems for surgery and other uses
Pharmaceutical composition of piperazine derivatives
Device for the monitoring of objects and/or persons
Programmable logic device configured to accommodate multiplication
Clock tree synthesis for a hierarchically partitioned IC layout
Prosthesis and method for making the same