Resources Contact Us Home
Fault interrupter and load break switch

Image Number 17 for United States Patent #7920037.

A fault interrupter and load break switch includes a trip assembly configured to automatically open a transformer circuit electrically coupled to stationary contacts of the switch upon the occurrence of a fault condition. The fault condition causes a Curie metal element electrically coupled to at least one of the stationary contacts to release a magnetic latch. The release causes a trip rotor of the trip assembly to rotate a rotor assembly. This rotation causes ends of a movable contact of the rotor assembly to electrically disengage the stationary contacts, thereby opening the circuit. The switch also includes a handle for manually opening and closing the electrical circuit in fault and non-fault conditions. Actuation of the handle coupled to the rotor assembly via a spring-loaded rotor causes the movable contact ends to selectively engage or disengage the stationary contacts.

  Recently Added Patents
3D image generating method, 3D animation generating method, and both 3D image generating module and 3D animation generating module thereof
Apparatus and method for adapted deblocking filtering strength
Systems and methods for dissipating an electric charge while insulating a structure
Color stable manganese-doped phosphors
Method for designing sunlight-reflection and heat-radiation multilayer film
Perception-based artifact quantification for volume rendering
Communication system including relay station and data frame for the communication system
  Randomly Featured Patents
Cutting machine utilizable in agriculture, viticulture and aboriculture
Wheel arch decorative strip
Front door weather strip and manufacturing method therefor
PLD architecture for flexible placement of IP function blocks
Modulated diffuser pump
Time-lapse seismic acquisition
Extruded section for front face of facade of buildings
Method for providing high assurance integrity of installed software images in a software defined radio
Memory system having multiple address allocation formats and method for use thereof
Methods for a particle precipitation and coating using near-critical and supercritical antisolvents