Resources Contact Us Home
Integrated circuit with improved logic cells

Image Number 13 for United States Patent #7911228.

The present invention provides integrated circuits with improved logic cells. In one embodiment, an integrated circuit having a plurality of logic cells (LC) is provided, each LC comprising: a lookup table having a LUT output terminal; and, a first multiplexer; wherein, a first multiplexer input terminal is connected to of a first input terminal of the LC, a second multiplexer input terminal is connected to the LUT output terminal, a multiplexer output terminal is connected to a first output terminal of the LC, and a multiplexer select terminal is connected to a second input terminal of the LC so as to select which of the signals appearing at the first and second multiplexer input terminal to pass through; wherein, by coupling in chain the first input terminal of one LC to the first output terminal of another LC, a WLUT chain is formed.

  Recently Added Patents
Cryptographic key split combiner
Method of motion correction in optical coherence tomography imaging
Soybean sequences associated with the FAP3 locus
Bi-directional pattern dependent noise prediction
Disk drive to enable defect margining
Systems, methods, and apparatus to prepare a mobile device for provisioning
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
  Randomly Featured Patents
Polyester production system employing horizontally elongated esterification vessel
Printed circuit board test device with test adapter and method for adjusting the latter
Content reproduction apparatus, and content reproduction method
Engine parameter activated airplane exit locking system
Noise resistant small signal sensing circuit for a memory device
Cash dispensing automated banking machine user interface system and method
Dynamically allocating server resources to competing classes of work based upon achievement of service goals
Left-turn driving support device
Voltage limiting bias circuit for reduction of hot electron degradation effects in MOS cascode circuits
Parallel multi-layer printed circuit board having improved interconnection and method for manufacturing the same