Resources Contact Us Home
Array substrate and method of manufacturing the same

Image Number 2 for United States Patent #7910925.

The present invention provides an array substrate and a method for manufacturing the same. The array substrate comprises a substrate and a plurality of gate lines parallel to each other and a plurality of data lines parallel to each other formed on the substrate, the gate lines intersecting the data lines to define a plurality of pixel region arranged in a matrix, each pixel region comprising a thin film transistor, a pixel electrode and a thin film diode. With respect to each pixel region in a row, the pixel electrode is connected with the gate line in the present row through the thin film transistor and is connected with the gate line in a previous row through the thin film diode.

  Recently Added Patents
Electronic time stamping apparatus for use with an inground transmitter
Silicon carbide substrate, epitaxial wafer and manufacturing method of silicon carbide substrate
Technique for skipping irrelevant portions of documents during streaming XPath evaluation
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
Cosmetic/dermatological compositions comprising naphthoic acid compounds and polyurethane polymers
System, method and computer program product for sharing a single instance of a database stored using a tenant of a multi-tenant on-demand database system
Semiconductor memory device
  Randomly Featured Patents
Seamless drawn and ironed container with opening means and method and apparatus for forming the same
Personal computer for cutting off power when a lock mechanism of hard disk pack is released
Packing system
Apparatus for producing chopped strands of glass fibers
Phalaenopsis plant named `Taida Little Zebra`
Shock-resistant integrated circuit card
Turbine engine control system providing electronic power turbine governor and temperature/torque limiting
Zero degree grid antenna
Jukebox with priority play feature
Internal voltage generating circuit and semiconductor memory device using the same