Resources Contact Us Home
Usage metering system

Image Number 4 for United States Patent #7908606.

A usage metering system for determining computer resource utilization is described herein. Computer resource utilization is determined by accumulating instances of computer resource utilization based on array of counters. This enables an accurate determination of instances of when a predetermined threshold baseline of computer resource utilization is exceeded over an accumulated period of time. By using an array of counters to collect data rather than averaging values over time, a more accurate indication of computer resource utilization is determined. The usage metering system has little impact on computer system resources, because snapshots can be taken on a fairly infrequent basis, and any computer resource utilization calculations can be performed on computer platforms separated from the system being monitored.

  Recently Added Patents
Dynamic allocation of access channels based on access channel occupancy in a cellular wireless communication system
Device and method to automatically configure port forwarding
Use of physical deformation during scanning of an object to generate views of the object
Systems and methods for providing power and data to lighting devices
Di and tri- substituted oxathiazine derivatives, method for the production, method for the production thereof, use thereof as medicine and drug containing said derivatives and use thereof
Method and system for providing an intelligent visual scrollbar position indicator
System and method for terminating communication sessions with roaming mobile devices
  Randomly Featured Patents
Booster power supply circuit and control method therefor and driver IC
Film changer for X-ray apparatus
Device for handling unit loads
Tent awning
Apparatus and method for protecting system data on computer hard-disk
High temperature minimal (zero) insertion force socket
Hair coloring platform
Read head for luminometer
Advanced food containers
Method of fabrication of PNP structure in a common substrate containing NPN or MOS structures