Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Processing unit incorporating special purpose register for use with instruction-based persistent vector multiplexer control










Image Number 10 for United States Patent #7904700.

A software-accessible special purpose register is architected into a processing unit in order to implement persistent vector multiplexer control of a vector-based execution unit. A persistent swizzle instruction is defined in an instruction set for the vector-based execution unit and is used to cause state information to be stored in the special purpose register such that the operand vectors processed by subsequent vector instructions executed by the vector-based execution unit will be selectively shuffled using the persisted state information. As a result, when multiple vector instructions require a common custom word ordering for one or more operand vectors, a single persistent swizzle instruction may be used to select the desired custom word ordering for all of the vector instructions.








 
 
  Recently Added Patents
Mono-body defibrillation probe
Testing SQL query writing skills
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Stepped delay control of integrated switches
Profiled rail for advertising/display units
Electrode composition with enhanced performance characteristics
Delta-sigma AD converter circuit and battery pack
  Randomly Featured Patents
Linear array of two dimensional dense-packed spatial light modulator
Optical disc and optical disc drive
2-(Substituted)amino-3-cyano-5-halo-6-(substituted)-pyrazine antimicrobial compounds, compositions and use
Apparatus for selectively transferring data between registers
Apparatus for manufacturing semiconductor device and method of manufacturing the semiconductor device using the same
Switching network for a switching system
Wireless LAN base station device having antennas and transmission-reception portion
Method and apparatus for non-contact metal plating of semiconductor wafers using a bipolar electrode assembly
Efficient power analysis method for logic cells with many output switchings
Collapsible container