Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Non-volatile memory storing critical data in a gaming machine










Image Number 10 for United States Patent #7904687.

A method and apparatus of dynamically storing critical data of a gaming machine by allocating and deallocating memory space in a gaming machine is disclosed. One or more embodiments describe downloading or removing a new game to a gaming machine such that all existing critical data in NV-RAM memory is left intact. In one embodiment, the invention discloses a method and apparatus for dynamically allocating and deallocating memory space to accommodate either permanent or temporary storage in an NV-RAM. A method and apparatus is provided to monitor available memory space and dynamically resize the memory in NV-RAM. In one embodiment, a method is disclosed for performing an integrity check of the NV-RAM and determining whether a critical data error has occurred. In one or more embodiments, methods of compacting and shifting contents of an NV-RAM are described to consolidate available memory space or to prevent unauthorized access of NV-RAM memory.








 
 
  Recently Added Patents
Laser receiver for detecting a relative position
High damage threshold frequency conversion system
System and method for computational unification of heterogeneous implicit and explicit processing elements
Push-up bar
Method of fabricating display device
Graphical user interface for interpreting the results of image analysis
Fuser member having composite outer layer
  Randomly Featured Patents
Device for transforming a laminar fluid flow into drops
Caster
Method and software for conducting efficient lithography WPH / lost time analysis in semiconductor manufacturing
System for dispensing copperplates for imprinting captions on a film in a caption printer
Imaging medium with bubble-suppressant layer
Semiconductor member manufacturing method and semiconductor device manufacturing method
CAD system capable of calculating costs during CAD operation
Per-bit set-up and hold time adjustment for double-data rate synchronous DRAM
Semiconductor device and method of manufacturing the semiconductor device
Low shock release device