Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Configurable logic cells
Extensible, filtered lists for mobile device user interface
Memory device and method for dynamic random access memory having serial interface and integral instruction buffer
Performing failover for a plurality of different types of videoconferencing devices
Process and intermediates for preparing lapatinib
Composite high reflectivity layer
Antimicrobial polysiloxane materials containing metal species
  Randomly Featured Patents
Retractable roof for stadium structure
Process cartridge and image forming apparatus usable with this process cartridge
Method for dynamically updating a websheet configuration
Processing data in a digital communications system
Adjustable object hanger
Touch entry apparatus for cathode ray tube with non-perpendicular detection beams
Tire tread
Heat exchanger having a header plate
Sensor device
Systems and methods for managing multiple accounts on a RF transaction device using secondary identification indicia