Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Systems and methods for reduced complexity LDPC decoding










Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.








 
 
  Recently Added Patents
Escutcheon
Power semiconductor module
Sheet coil type resolver
Use of endogenous promoters in genetic engineering of Nannochloropsis gaditana
Combined high and low frequency stimulation therapy
Disk drive to enable defect margining
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
  Randomly Featured Patents
Aerodynamic stowable truck bed extender
Dispenser and applicator device
Power system with redundant power supply apparatus
Toilet
Core slabber
TWEAK receptor
Process and apparatus for extruding a low density elastomeric thermoplastic foam
Automated cellular distribution center
Helmet with ventilation arrangement
Resource allocation in multi-stream IP network for optimized quality of service