Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Vehicle inertial sensor systems
Modulators of cystic fibrosis transmembrane conductance regulator
Flat panel display
Flash memory apparatus and method for generating read voltage thereof
Frequency offset estimation apparatus and method of OFDM system
Wafer level packaging
Chemically bonded carbon nanotube-polymer hybrid and nanocomposite thereof
  Randomly Featured Patents
System for editing real and virtual storage and secondary storage media
Cartridge fed apparatus for forming curved rectangular bodied needles
Method and ink for producing waterproof markings on plastic surfaces
Pleated filter with tridirectional scrim
Anti-snoring apparatus
Erasable toner and method for producing the same
Wind turbine blade with modular leading edge
Sensor and method for detecting analytes in fluids
Apparatus and method for heating a controlled, moving wire containing treating agents
High yield combined rigid and flexible printed circuits and method of manufacture