Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Methods and compositions for inhibition of neutrophil exocytosis
Resonant conversion system with over-current protection processes
Knife grip
Machine tool with an electrical generator for passive power generation
Listing recommendation using generation of a user-specific query in a network-based commerce system
Process for shaping polymeric articles
Process for producing a plasma protein-containing medicament with reduced concentration of citrate and metals
  Randomly Featured Patents
Gas filled switching electric discharge tube
Process for improving the coefficient of traction and traction drive fluid
Methods for delta-QP signaling for decoder parallelization in HEVC
Speech enabling labeless controls in an existing graphical user interface
Releasable double-hinge device for an automobile console box
Communications system
Error correction scheme for an integrated L2 cache
Ventilation deflector unit
Long period grating sensor methods and apparatus
Height adjustable wheelchair apparatus