Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Stretchable elastic laminate having increased CD elongation zones and method of production
Motor assembly
Self-correcting amplifier system
Image display device and capsule endoscope system
Piperazinyl methyl phenyl cyclohexane compound
Stopper, motor, and disk drive apparatus
System for wireless local area network (WLAN) transmission and for coexistence of WLAN and another type of wireless transmission and methods thereof
  Randomly Featured Patents
Anti-theft device for a lower unit of an outboard engine and stern drive
Radiation shielding material
Tuning electrodes used in a reactor for electrochemically processing a microelectronic workpiece
ZnO based semiconductor devices and methods of manufacturing the same
Overhead sprinkler head proximity alarm
Compounds for targeting endothelial cells, compositions containing the same and methods for their use
Shower water recycling system for toilet flushing
Method for producing inner stators for electromagnetic pumps
Driving method of FS-LCD