Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Systems and methods for reduced complexity LDPC decoding










Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.








 
 
  Recently Added Patents
Switching power supply apparatus with overcurrent limiting and prolonged holding time
Processor engine, integrated circuit and method therefor
Avirulent oncolytic herpes simplex virus strains engineered to counter the innate host response
Dithering method and apparatus
Messenger bag
Disk-based storage device having read channel memory that is selectively accessible to disk controller
Portable device for treating insect bites and the like
  Randomly Featured Patents
Nonvolatile memory device and programming method
Fishing reel protector
Scale
Activated lead-acid battery with carbon suspension electrolyte
Apparatus for removing fluid particles from containers
Plant cover
Planarized and silicided trench contact
Apparatus and method for providing selective hysteresis for zero crossings of a disk drive spindle motor
Certain 3-cyanopyridine intermediates
X-ray examination apparatus