Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Piezoelectric device and fabricating method thereof
Systems and methods for restoring images
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
Geographically self-labeling access points
Data processor with virtual machine management
Anti-fake battery pack and identification system thereof
  Randomly Featured Patents
Food product containing orange citrus juice vessicle solids
Method of processing volatile organic compound by using gas turbine and processing system of volatile organic compound
Method and system for invisibly embedding into a text document the license identification of the generating licensed software
Deck for a recording and/or reproducing apparatus
Open-end spinning rotor
Reusable indexing tab
Apparatus and method for ventilation of animal enclosures
Closure for aerial telephone cable splices
Non-corrosive reinforcing member having bendable flanges
Diagnostic means for the rapid detection of mucoviscidosis