Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Liquid crystal display device
Establishing a graphical user interface (`GUI`) theme
Image forming apparatus
User interfaces
Fingerprinting apparatus, system, and method
Automated measurement of concentration and/or amount in a biological sample
Personal alarm device for headwear for proximity detection
  Randomly Featured Patents
Method for conversion of carbohydrate polymers to value-added chemical products
Predicting resource usage in a multiple task, multiple resource environment
Loop for lighting fixture
Vehicle safety device actuating apparatus with adaptive reference level
Remote control server, center server, and system constituted them
Method and apparatus for controlling memory address hold time
Imidazothiazines, derivatives and analogues thereof
Metal shield alarm in a nuclear quadrupole resonance/X-ray contraband detection system
Multimodal service session establishing and providing method, and multimodal service session establishing and providing system, and control program for same
Reshuffled communications processes in pipelined asynchronous circuits