Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
System for seeking for an optimal configuration of a bi-, tri- or multi-ventricular cardiac resynchronization implanted device
Signal apparatus for facilitating safe backup of vehicles
Illuminating waveguide fabrication method
Apparatus and method for information processing, program, and recording medium
Medical capsule housing formed by thermal welding
Digital photographing apparatus and control method for evaluating validity of an auto-focus operation
Event-triggered server-side macros
  Randomly Featured Patents
Ring member for a swellable downhole packer
Sputter targets and methods of forming same by rotary axial forging
Hierarchical environments supporting relational schemas
Method for high aspect ratio pattern transfer
Seat belt device in an automotive seat
Sky/space elevators
Transmission clutch stroking control during an engine restart in a hybrid electric vehicle
Apparatus, and process, for automatically sampling solids and semi-solids materials for analysis
Semiconductor processing apparatus
Cosmetic displayer and dispenser