Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Case for electronic device
Solid state lighting devices and associated methods of manufacturing
Using storage cells to perform computation
Randomly accessible visual information recording medium and recording method, and reproducing device and reproducing method
System and method for managing investment funds
Method and apparatus for error correction in MBMS receipt system
  Randomly Featured Patents
Method of producing a composite light guiding device
Foot securing device for a footwear, particularly for ski boots
Method and apparatus for identifying images
Conductive composition for black bus electrode, and front panel of plasma display panel
Apparatus for accurately moving a body in accordance with a predetermined motion
Extension apparatus
Semiconductor wafer cassette mapper with emitter and detector arrays for slot interrogation
Computer mouse
Thread delivery device for a textile spinning, throwing, texturing or suchlike machine
Non-maltogenic exoamylases and their use in retarding retrogradation of starch