Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
Compact light shield for flash photography
Self-correcting amplifier system
Dynamic trunk distribution on egress
Solid-state imaging device and electronic apparatus with antireflection structure
Semiconductor device
Zero-copy network and file offload for web and application servers
  Randomly Featured Patents
Automatic identification of digital content related to a block of text, such as a blog entry
Apparatus for and a method of tunnelling
Polybutene based foam control compositions for aqueous systems
Display stand for pierced earrings
Oil treated mineral filler for asphalt
Window component extrusion
Chrysanthemum plant named `Zanmutomic`
Safety reins
Delivery of services to a network enabled telephony device based on transfer of selected model view controller objects to reachable network nodes