Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Liquid crystal display and method of driving the same
Package for a medicinal product
Semiconductor device including insulating layer of cubic system or tetragonal system
Isolated SCR ESD device
Method and apparatus for providing seamless call handoff between networks that use dissimilar transmission methods
Faucet handle
Corner wrap for use with a pallet
  Randomly Featured Patents
Air brake stroke adjustment monitoring apparatus and method
Method for improving the process uniformity in a reactor by asymmetrically adjusting the reactant gas flow
Universal filter changer for theatrical lights
VCA Decoding scheme for multiple VTR configuration of an audio for video mixer
System and method for light fluorescence detection
Transmission line balun for broadband combiners, splitters and transformers
Long life intelligent illuminated road marker
Front-wheel driven, rear-wheel steered vehicle
Rim for a TV receiver
Convertible infant stroller and trailer with quick release hitch