Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method and system for providing intelligent call rejection and call rollover in a data network
Deadline-driven parallel execution of queries
Modified binding proteins inhibiting the VEGF-A receptor interaction
Method and apparatus for optimizing transmission diversity
Display device and method of manufacturing the same
Fluid intake and content management system
Support tray for server
  Randomly Featured Patents
Uninterruptible power supply
Method of forming a printhead
Process for producing O,O-diesters of thiophosphorus acid
Tablet computer
Belt and method of marking
Low power clock oscillator
Address sequence mechanism for reordering data continuously over some interval using a single memory structure
Water-insoluble biospecific absorbent containing argininal derivative
Method for collecting and analyzing hydrocarbons