Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Portable multimedia player
Ascertaining presentation format based on device primary control determination
Image forming apparatus
Retrievable outgoing audio messaging
NMR, instrumentation, and flow meter/controller continuously detecting MR signals, from continuously flowing sample material
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Workflow-enabled client
  Randomly Featured Patents
Diagnostic functions for power supply
Mounting plate of a hinge for mounting a door on furniture frames of varying thickness
Spiral singulator
Swashplate actuating device for axial piston pumps and motors
Micromechanical shock sensor
Spatial optical modulation element and spatial optical modulation method
Method and apparatus for modeling a business processes
Variety of ivy geranium named `Global Rich Red`
Data processing with distributed messaging problem determination
Abnormality diagnostic method and device thereof