Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Systems and methods for providing automatic reminders for saved advertisements
Gap-filling composition with excellent shelf life by end-capping
Apparatus for L.E.D. illumination
Usage of measurement antenna transmitting communication signal for power adjustment in wireless device
ADAM6 mice
Maize inbred PH1M04
Apparatus and method for controlling transmission power in a wireless communication system using fractional frequency reuse
  Randomly Featured Patents
Outlet panel for single pin connectors
Quick vent valve for air brake line
Method and device for piloting a pitching aircraft
Cable wrapping
Acoustic velocity measurements in materials using a regenerative method
Lubricated thrust bearings for pump and motor units
Methods and devices for efficient generation of ultraviolet light
Mounting assembly for high speed turbo discs
Preparation of hydrogen peroxide from its elements
Opaque developing/fixing monobath and its use for processing roomlight handleable black-and-white photographic elements