Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Systems and methods for reduced complexity LDPC decoding










Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.








 
 
  Recently Added Patents
SRB enhancement on HS-DSCH during cell change
Dynamic report mapping apparatus to physical data source when creating report definitions for information technology service management reporting for peruse of report definition transparency a
System and method for improving text input in a shorthand-on-keyboard interface
Systems and methods for simultaneously configuring multiple independent backups
Planarizing agents and devices
Signal transfer apparatus
Method and apparatus for a cryptographically assisted commercial network system designed to facilitate buyer-driven conditional purchase offers
  Randomly Featured Patents
Systems for supporting packet processing operations
Voltage-controlled capacitor
Method of gutter construction for swimming pools
Fastener for conveyor belts
Control method for the actuator of a variable valve train
Base of a lamp stand
Process and apparatus for washing textile material
Dipeptide quinolone derivatives
Method and apparatus for controlling a small spacing between a magnetic head and a magnetic recording medium
Radiation reflector