Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Systems and methods for reduced complexity LDPC decoding










Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.








 
 
  Recently Added Patents
Validating the configuration of distributed systems
System and method for leveraging independent innovation in entertainment content and graphics hardware
Face recognition through face building from two or more partial face images from the same face
Adaptive frame scanning scheme for pulsed X-ray imaging
Image processing system and method
Use of cocoa extract
Communication terminal device, communication system, and communication control method
  Randomly Featured Patents
Hanging torch stand
Dynamic gamut mapping selection
Pressure sensor
Anchoring system
Gas discharge display panel
Cartridge storage device
Process for preparation of unsaturated long-chain aliphatic secondary amine
Parallel plate electron multiplier
Method and apparatus for determining linking addresses for microinstructions to be executed in a control memory of a data-processing system
Simplified network packet analyzer for distributed packet snooper