Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 2 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
System, method and program product for guiding correction of semantic errors in code using collaboration records
Session transfer method, application server, and communications system
Method for designing sunlight-reflection and heat-radiation multilayer film
Biomedical electro-stimulator
Memory device and semiconductor device
Ejection station
Color variation control process for molding plastic and composite multi-color articles
  Randomly Featured Patents
Disposable wearing article
Semiconductor structure having lateral through silicon via
Method of constructing an electronic assembly having an indium thermal couple and an electronic assembly having an indium thermal couple
GaN group compound semiconductor device and method for producing the same
Method for the production of nonwoven web materials
Contamination-resistant animal feedstuffs
Hydroxyalkyl-amino nitrodiphenylamine compounds useful as hair dyes
Remote document image storage and retrieval system for a multifunctional peripheral
Cribbage board
Device for distributing lubricants in grooved rails