Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Push mechanism for efficiently sending aggregated data items to client
Portable stand for computer
Light-emitting device package and method of manufacturing the same
Semiconductor device and method of adjusting characteristic thereof
Signal processing apparatus and methods
Manufacturing method power semiconductor device
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
  Randomly Featured Patents
Method and reaction apparatus for treating object with gas
Ink jet head with contoured outlet surface
Model and subsystem function signatures
Light projection type measurement apparatus effectively utilizing a post of a one-chip microcomputer
Vapor permeable shingles and underlayment sheeting for a roof covering
Method for discriminating single nucleotide polymorphisms
Method and apparatus for implementing a presence-based universal camp-on feature in packet-based telephony systems
Generation and use of network maps based on race methods
Thermographic recorder energizing its heated stylus independently of stylus resistance
Optical fiber wavelength converter