Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Package for a card game using individual scoring boards and a storage container for pegs, place flags, and cards
Multiple nail design label sheet
Global conference roster for distributed bridges
Telecommunication and multimedia management method and apparatus
Array substrate of TFT-LCD and manufacturing method thereof
Very extremely thin semiconductor package
Multicast address learning in an input/output adapter of a network processor
  Randomly Featured Patents
Signal transmission/reception device
Magnetic head slider with reduced bearing surface area and magnetic disk drive
Methods and structure for detecting SAS link errors with minimal impact on SAS initiator and link bandwidth
Tube assembly for servicing a well head and having an inner coil tubing injected into an outer coiled tubing
Television channel selector knob
Encryption synchronization combined with encryption key identification
Apparatus for removing components from solutions
Method for controlling the oxidation of sulfites
Light valves for light guides using scattering materials
GoF/GoP texture description method, and texture-based GoF/GoP retrieval method and apparatus using the same