Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Steplessly adjustable cymbal locating device
Display screen with graphical user interface
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
Method and system for automatically identifying wireless signal quality of a region
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Transferring a document
Gas cap removal tool
  Randomly Featured Patents
Immunological assay system and method
Propeller for watercraft and outboard motor
High output nonvolatile magnetic memory
Security support apparatus and computer-readable recording medium recorded with program code to cause a computer to support security
Fiberoptic spherical diffuser
Fuel system for multicylinder engines
Method and apparatus for circuit board inspection capable of monitoring inspection signals by using a signal monitor incorporated in the apparatus
Method and apparatus for remote signalling by substituting a message for the data conveyed by a digital transmission link
Automatic routing and information system for telephone services
Functional curve displaying process and apparatus