Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Audio processing in a multi-participant conference
Apparatus, electronic component and method for generating reference voltage
Information processing apparatus, non-transitory computer-readable recording medium, and information processing method
Apparatus and method for noise removal by spectral smoothing
Systems and methods for updating a data store using a transaction store
Semiconductor power amplifier
Panel for decoration
  Randomly Featured Patents
Dryer for fruit and vegetable
Irradiator apparatus
Random access channel for OFDM-MIMO system
Power converter controlling apparatus and method applying a fault protection scheme in a motor drive system
Microwave absorber
Method and apparatus for dynamic polarization control
Organic electroluminescence device
Lower inertia compact disk driving device with focusing device
Identification of applied configuration information
Target nucleic acid and capture method