Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Switch redundancy in systems with dual-star backplanes
Liquid crystal panel and liquid crystal display
Provision of downlink packet access services to user equipment in spread spectrum communication network
Documentation roadmaps and community networking for developers on large projects
Method and apparatus for map transmission in wireless communication system
Methods and systems for time-shifting content
Method for implementing dynamic pseudorandom keyboard remapping
  Randomly Featured Patents
Electric submersible pump with specialized geometry for pumping viscous crude oil
Mixing two immiscible fluids of differing density
Integrated circuit device including a scan test circuit and methods of testing the same
Image formation on objective bodies
Poinsettia plant named `Kamp Burgundy`
Programmable light beam shape altering device using programmable micromirrors
Square head for toilet brushware
Spacer at a connecting device
Foam in bag packaging system
Semiconductor device