Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Specimen preparation device, and control method in specimen preparation device
Apparatus and method for controlling semiconductor die warpage
Nanoparticle entrapment of materials
Base station synchronization for a single frequency network
Driving system of display panel having a circuit of a voltage generator and driving method thereof
Point-in-time copies in a cascade using maps and fdisks
Calibration of quadrature imbalances using wideband signals
  Randomly Featured Patents
Lithograhic dampener
Method, apparatus and system for remote file sharing
Method for hydrogen plasma down-flow processing and apparatus thereof
Waste developer collecting device and image forming apparatus
Multi-point locking system
Jig for measuring the characteristics of a semiconductor, manufacturing method for the same, and usage of the same
Composition particularly adapted to damping sheets for vehicles
Apparatus and method of microprocessor-controlling laser scanning of a material held by a transport, the loading and unloading of the transport also being microprocessor-controlled
Data processor and data processing system with internal memories
Char resistant foams