Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method, system and computer program product for verifying floating point divide operation results
Invisible fence battery charger
Vaccination with killed but metabolically active (KBMA) protozoans with toll-like receptor agonists
Integrated bug tracking and testing
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Triazine ring-containing polymer and film-forming composition comprising same
Battery loading and unloading mechanism
  Randomly Featured Patents
Wheel alignment checker tool assembly
Watch light
Diagnosis and management of infection caused by chlamydia
Novel endonuclease and process for production thereof
Trap device
Engine spark timing controlling device
2,4,6-phenyl substituted cyclic ketoenols
Air-flow direction-control apparatus of a window type air conditioner
Sole structure for a shoe
Cluster tool reporting system