Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Hydrogenolysis of ethyl acetate in alcohol separation processes
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
Method of making a CIG target by spray forming
Method and device for reliable estimation of network traffic
Varying latency timers in a wireless communication system
Compound semiconductor device and manufacturing method therefor
Non-volatile memory array and device using erase markers
  Randomly Featured Patents
Round baler with scale and moisture meter
Multipath interconnect with meandering contact cantilevers
Feedback circuit for noiseless damping of the Q of an MRI receiver coil antenna
Method for increasing efficiency of germplasm screening in plant transformation
Accordion file with erasable backing
Interdental cleaning device
Magnetoresistive sensor having lead and/or bias layer structure contributing to a narrow gap
Display panel having noise shielding structure
Highway guidance vehicle systems
Rechargeable lithium electrochemical cell