Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 15 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Managing job execution
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
Wavelength and power scalable waveguiding-based infrared laser system
Electronic package with fluid flow barriers
Liquid low temperature injection molding process
Methods, systems, and products for providing ring backs
Critical word forwarding with adaptive prediction
  Randomly Featured Patents
Multiple-wavelength light emitting device and electronic apparatus
Method and apparatus of discriminating different types of optical discs
Method and control system for protecting an evaporator in a refrigeration system against freezeups
Position measuring instrument having a scanning element with multiple scanning tracks
Optical-fiber cable and method of manufacturing the same
Micro-channel chemical concentrator
Dry-coated oxygen-scavenging particles and methods of making them
Automatic baler with tying system having simultaneously engaged twister pinions
Visible index system with improved hanger