Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Flash memory apparatus and method for generating read voltage thereof
Method and device for processing broadcast packets/multicast control messages
Probe for ultrasound diagnostic apparatus
Method and apparatus for distributing promotional materials
UV exposure method for reducing residue in de-taping process
Base station, relay station, and bandwidth allocation method
  Randomly Featured Patents
Method and system for dynamic configuration of interceptors in a client-server environment
Tray supported tag holder
Method and system for generating data frames for asynchronous over TCP/IP protocol
Crystalline turbostratic boron nitride powder and method for producing same
Apparatus and method for clipping primitives using information from a previous bounding box process
Process for the continuous production of high purity electrolytic zinc or zinc compounds from zinc primary or secondary raw materials
Magnetics-on-film, multi-track image area interleaved record/reproduce system
Display panel
Process for preparing polyesters based on hydroxycarboxylic acids
Exhaust manifold for engine