Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Bio-stimulant for improved plant growth and development
Systems of an electronic device and methods for manufacturing the same
Method and apparatus for generating soft bit values in reduced-state equalizers
Selection of system parameters based on non-acoustic sensor information
Systems and methods for providing a video playlist
Coordinate locating method and apparatus
  Randomly Featured Patents
Well casing closure
Noise silencer for use in joint gap in highway
Laser imaged printing plates
System and method for extension of data schema
Device for oblique light irradiation
Ball mount apparatus and mount method
Process of preparing 3-carboxymethyl-2-carboxy-chromones
Engine cylinder identification
Counter-controlled delay line
Aryl pyridones and insecticidal use thereof