Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Categorization of design rule errors
Visibility radio cap and network
Double diffused metal oxide semiconductor device and manufacturing method thereof
Portable, single member housing cord protector
Simplifying lexicon creation in hybrid duplicate detection and inductive classifier systems
Topology discovery, control channel establishment, and datapath provisioning within an aggregation network with centralized control
Method and system for efficient DRX operation during handover in LTE
  Randomly Featured Patents
Combustion chamber unit for an airbag module
Compounds and methods for prevention and/or treatment of inflammation using the same
Reeling device for a hoisting system
Liquid gel concentrates and methods of using the same
Turbine rotor cooling
Process and device for signaling malfunctions of a respirator
Radiography apparatus
Water-soluble polymers and their use in cosmetic and pharmaceutical compositions
Implementation of a content addressable memory using a RAM-cell structure
Coffee mug with removable handle