Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Battery cell separator
Stand for food service
Fast and compact circuit for bus inversion
Process for improving the hydrolysis of cellulose in high consistency systems using one or more unmixed and mixed hydrolysis reactors
High voltage fast recovery trench diode
Tray for microwave cooking and folding of a food product
Plants and seeds of hybrid corn variety CH336383
  Randomly Featured Patents
Face detection device
DC/DC Converter
Polymers that are cross-linkable to form superabsorbent polymers
Manufacturing design and process analysis system
Video recording and production system
Vaccinium species compositions
Apparatus for coating an iron based metal with a liquid protective metal and method
Driving circuit system for use in electro-optical device and electro-optical device
Apparatus for improving the installation moments of external loads on aircraft