Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Ink, ink jet recording method, ink cartridge, and ink jet recording apparatus
Power supply architecture system designer
Integrating multimedia capabilities with circuit-switched calls
Method and device for monitoring and analyzing signals
Dynamically reconfigurable systolic array accelorators
Personal alarm device for headwear for proximity detection
Method and system for utilizing Perovskite material for charge storage and as a dielectric
  Randomly Featured Patents
Variable step size impulse drive
Voltage tripler using a charge pump having a single multiplexed charge transfer capacitor
Method for forming carbonaceous hard film
Gyrostat propulsion system
Spray system for a dishwashing machine
Gray iron composition and brake components formed thereof
Apparatus and method for analyzing surface
Electronic auxiliary contact for a contactor
Aircraft pod and aircraft equipped with at least one such pod
Semiconductor device and method of manufacturing the same