Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Polyolefin resin composition and molded article containing the same
Cooking appliance
Case for electronic device
Inhibitors of Bruton's tyrosine kinase
Quality control scheme for multiple-input multiple-output (MIMO) orthogonal frequency division multiplexing (OFDM) systems
Linear actuator
  Randomly Featured Patents
Dual wheel combination lock for luggage or similar article
Lawn mower cleaner
Pull tab for a tear strip opener
Modular instrument panel system having a flat flexible bus
Steam generator, tube-bundle centering arrangement
Solid state light sheet for general illumination
Apparatus and method for adjusting write start position of a scanning light beam of an image forming apparatus
Resole resin and polyvinyl acetate impregnated filter paper
Trim panel assembly
Preparation of N,N'-di-2-naphthyl-p-phenylenediamine