Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Photoconductor cartridge
Battery grid
Mobile terminal based on W-CDMA system having receive diversity function and system thereof
Atomic oscillator and manufacturing method
Sub-resolution assist feature repair
Interleaving charge pumps for programmable memories
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
  Randomly Featured Patents
System and method for purging database update image files after completion of associated transactions
Header transport
Temperature control in vacuum
Method of operating a plasma generating apparatus
Hinge for thermoplastic material
Surface mount power supplies for standard assembly process
Marine vessel propulsion structure and marine vessel driving apparatus
Anti-theft device for door or window
Multiple bundle separatory module
Flashlight wand