Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Wireless communication device that transmits geographic location information in router advertisement acknowledgement messages
Message authorization
Multidimensional data input interface
Multiplexing in an optical transport network (OTN)
Liquid crystal display and chip on film thereof
Method and apparatus for browsing using alternative linkbases
Multi-layer display
  Randomly Featured Patents
Lifting device and end effector for holding a circuit board test fixture
Process for preparing bisphenol A
Methods for the administration of amifostine and related compounds
Sealed cavity with vent hole method and apparatus for use in sensor modules
Weak ferroelectric transistor
Resonant push-pull switching power amplifier
Magnetic flux coupled voltage multiplication apparatus
Apparatus and method of manufacturing an automobile wiring harness having a predetermined wiring route
Method for producing material roll