Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Methods and systems for managing print device supplies using cloud administration system configured for chemical signature tracking
Wireless communications system, wireless communications apparatus, wireless communications method and computer program for wireless communication
Method of inspecting wafer
Emergent information database management system
Pulsed plasma with low wafer temperature for ultra thin layer etches
Vehicle lamp component
  Randomly Featured Patents
Three-dimensional hybrid screen having multiple viewing sections
High-molecular weight organic material containing a metal complex pigment basaed on hydrazone
Simulated raw egg composition
Mobility engineered electroluminescent devices
Low-voltage punch-through transient suppressor employing a dual-base structure
Method and machine for metering electric parameters
Lilium "Soiree"
Method of using eukaryotic expression vectors comprising a poly GT element in the presence of trans-acting gene products
Rotatable examination table
Drive arrangement, and motor-energizing system for use in the arrangement