Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Plants and seeds of corn variety CV577261
Packaging article
Cache memory control device, semiconductor integrated circuit, and cache memory control method
Method for delivering a volatile material
Multiple carrier compression scheme
High conductive water-based silver ink
Managing job execution
  Randomly Featured Patents
Papermaking process dry end slabbing method
Intermediate for carbapenem compound for oral administration and process for producing the same
Method for controlling sheet feed
Storage device, computer system, and data writing method
Establishing directed communication based upon physical interaction between two devices
Dovetail machine
Adjustable zip line pod
Fishing bait applicator
Upright vacuum cleaner