Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method and apparatus of operating a scanning probe microscope
System and method for execution of a secured environment initialization instruction
Continuously variable transmission
Measurement of thin-layered structures in X-ray computer tomography
Toroidal ion trap mass analyzer with cylindrical electrodes
Sanitary water conservation device
Constant temperature light emitting diode lighting system
  Randomly Featured Patents
Trim plate for panelboards and switchboards
Bus arbitrator circuit
Compositions and methods relating to control DNA construct
Latent electrostatic image developing apparatus
Post transfer corrugator
Photosensitive resin composition for flexographic printing plates
Spring-actuated parking brake for a vehicle having a power-operated braking system
Method and device for detecting the absence of a product in a reservoir
Method software program for creating an image product having predefined criteria