Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
Health monitoring of applications in a guest partition
Method and an apparatus for processing an audio signal
Method and apparatus for selective decoding in a wireless communication system
Light-emitting device
Fabric care compositions comprising front-end stability agents
  Randomly Featured Patents
Fluid pressure switch having venting means for dispersing back pressure
Fastener insertion device
Clock circuit and corresponding method for generating and supplying a clock signal to electronic devices
Method for object localization using visual images with reference coordinates
Method and apparatus for finding induction variables for use in compiling computer instructions
Event qualified test methods and circuitry
Sweetener compositions containing fractions of inulin
Catheter apparatus for treating occluded vessels and filtering embolic debris and method of use