Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Signal processing device and method for providing oscillating signal in the signal processing device
Method and apparatus for supporting management actions for very high throughput in wireless communications
Automated top-down multi-abstraction infrastructure performance analytics -network infrastructure-as-a-service perspective
Light-reflective anisotropic conductive paste and light-emitting device
Flash memory apparatus and method for generating read voltage thereof
System and method for improving cache efficiency
Television apparatus
  Randomly Featured Patents
Synchronizing device for a time division multiplex system
Grounding port connector with through hole
Display device, light emitting device, and electronic equipment
Apparatus and method for driving a hemorrhage occluder pin into a human sacrum
Scale pan mount for single-point or multi-point mounted scale pan
Metal sleeve production
Multi-fuel engine control with fuel composition responsive fuel viscosity correction
MOS random access memory having array of trench type one-capacitor/one-transistor memory cells
Nitride semiconductor heterostructures and related methods
Method of and device for production of hydrocarbons