Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Integrated circuits with magnetic core inductors and methods of fabrications thereof
Architectural panel with natural fossil spade leaf embossed surface
Apparatus, electronic component and method for generating reference voltage
Semiconductor device having a triple gate transistor and method for manufacturing the same
Base station apparatus and communication control method
Compositions, organisms, systems, and methods for expressing a gene product in plants using SCBV expression control sequences operable in monocots and dicots
Nanogap device for field enhancement and a system for nanoparticle detection using the same
  Randomly Featured Patents
Imidazopyridine azolidinones
Extended coverage ceiling sprinklers and systems
Vehicle article carrier having releasable and stowable cross bars
Left atrial access apparatus and methods
Optical disk recording and/or reproducing apparatus
Integrated circuit tolerant to the locking phenomenon
Composition and method for selectively etching a silicon nitride film
Sleeping bag
Live content resizing
Mini-tire to wheel orienting system