Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Victim port-based design for test area overhead reduction in multiport latch-based memories
Toner cartridge
Methods and systems for determining the reliability of transaction
Oxidative coupling of hydrocarbons as heat source
Implantable neuro-stimulation electrode with fluid reservoir
Method and device for reducing image color noise
Process for producing a carbon-comprising support
  Randomly Featured Patents
Adjuvant activities of mutants of LT-IIa and LT-IIb enterotoxin lacking binding to ganglioside
Heating element
Modified bang-bang phase detector with ternary output
Oil lamp
Display screen with graphical user interface
Substantially pure isocyanurate/polyisocyanates
Secure communications
Constant and reducible hole bottom CD in variable post-CMP thickness and after-development-inspection CD
Video acquisition system including objects with dynamic communication capabilities
Image processing apparatus and image processing method