Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Circuit board having semiconductor chip embedded therein
Antisense modulation of C-reactive protein expression
Memory circuit and method of forming the same using reduced mask steps
Flat panel display device and stereoscopic display device
System and method for detecting states
Liquid crystal display device
Adaptive period network session reservation
  Randomly Featured Patents
Computer implemented methods and system for providing a plurality of options with respect to a stopping point
Transport refrigeration system
Apparatus for opening and holding a frame and a method of mounting an optical element in a frame
Brake-disk with visual wear control means
Measurement based voltage stability monitoring and control
Apparatus for preloading a torsion bar
Planar gear train
Turbine flowmeter
HIV-1 latency model for high throughput screening
Functionalized stilbene derivatives as improved vascular targeting agents