Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method and system for weighted fair queuing
Circuit board having semiconductor chip embedded therein
Method for controlled layer transfer
Image processing apparatus and method having defective pixel detection and correction ability
Neuronal differentiation-inducing peptide and use thereof
Switching apparatus and controlling method thereof
  Randomly Featured Patents
Real estate appraisal method and device for standardizing real property marketing analysis by using pre-adjusted appraised comparable sales
One-step synthesis of methyl t-butyl ether from t-butanol using hydrogen fluoride-modified montmorillonite clays
Liquid-discharging recording head and liquid-discharging recording apparatus having the head
Derivatized guar gum composition including nonionic and cationic groups which demonstrate excellent solution clarity properties
Combiner/splitter device for an MRI system
Production of poly(phenylene sulfide) of an improved reactivity
Trace capture in biological fluids
Test for listeria
Powered wheeled vehicle for the handicapped and others desiring assistance incorporating automatically locking swivelable and raiseable powered seat
Glass pane with opaque coating