Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method and apparatus for accessing coconut water
Electronic document reading devices
Printing apparatus and method of operation of a printing apparatus
Context data in UPNP service information
Managing device functionality during predetermined conditions
Voltage detecting device for LED driver
Modular utility rack
  Randomly Featured Patents
Image forming apparatus with security feature which prevents copying of specific types of documents
Modular system for a facade structure
Integrated flywheel uninterruptible power supply system
Fluorine-modified comb polymers based on acryloydimethyltaurine acid
Ultrasonic imaging apparatus
Low trauma blood recovery system
Floor cleaners which provide improved burnish response
Synchronizable base stations of a wireless multi-cell telecommunication system and a method of synchronizing same
Communication method and apparatus using LDPC code
Method of estimating the permeability of a fracture network from a connectivity analysis