Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method for detecting motion of an electrical device or apparatus
Method of fabricating a solar cell with a tunnel dielectric layer
Structure of pixel electrode
Color imaging device
Printed circuit board including electromagnetic bandgap structure
Pressure washer
System and method for providing advice to consumer regarding a payment transaction
  Randomly Featured Patents
Plasma burner with replaceable consumable electrodes
Continuously tapped cupola furnace
Enhancing operations of video tape cassette players
Data input/output circuit for semiconductor memory device
Carburetor circuit for internal combustion engines
Brush holder
Method for producing purified hematinic iron-saccharidic complex and product produced
Relational database search system and method, and intermediate link table generating method and storage medium
Thermal spray coating process for rotor blade tips using a rotatable holding fixture
Uniform and symmetric double failure correcting technique for protecting against two disk failures in a disk array