Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Method of making and using an alpha-glucanase composition to reduce or remove biofilm
Systems and methods for generating a hybrid text string from two or more text strings generated by multiple automated speech recognition systems
Power converter and method of power conversion
Method for combining images and magnetic resonance scanner
Electronic device with multi-orientation
Piezoelectric ultrasonic transducer apparatus
Modular utility rack
  Randomly Featured Patents
Stern gear of ships
Upright-plate type sunlight generator
Solid-state high voltage switch and switching power supply
Method of determining tread pattern
Drainage pump with a wall member connecting the outer edges of the radial blades
Method and apparatus for controlling the brightness and/or color temperature of a microscope illumination system
Lattice structure formed from curved elements
Ion trap
Method for dual edge clock and buffer tree synthesis