Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Matching engine for comparing data feeds with user profile criteria
Radio communication system, base station apparatus, terminal apparatus, and radio communication method for radio communication system
Wavelength and power scalable waveguiding-based infrared laser system
Elementary network description for efficient link between neuronal models and neuromorphic systems
Transmitting apparatus and retransmitting method
Data feed management
Method of manufacturing semiconductor device and semiconductor device
  Randomly Featured Patents
System for determining the quantity and identity of material ingested by user
Network cabinet with thermal airflow management system
Analog-digital conversion apparatus and digital-analog conversion apparatus
Processes for the preparation of fluorinated olefins and hydrofluorocarbons using fluorinated olefin
Cut-and-paste imprint lithographic mold and method therefor
Camouflage tire and wheel assembly
Garden rake
Seat support for revolving chairs
A/D converter, solid-state image sensing device, and camera system
System for electronically evaluating yarn or fabric samples cell by cell