Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Noise spectrum tracking in noisy acoustical signals
Dynamically reconfigurable systolic array accelorators
Circuit breakers
Load balancing in shortest-path-bridging networks
Method for preventing wheat from mycotoxin contamination
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
Switch redundancy in systems with dual-star backplanes
  Randomly Featured Patents
Power cable retriever
Control system for internal combustion engine
Y/C separator circuit for separating luminance and chrominance signals conditioned on an ac luminance component
Process for the separation of sulfuric acid from aqueous mixtures of paraffin-sulfonic acids
Transport device and method for transporting fluid
Staple remover
Extraction of fertilizer salts and organic substances of high nutritive value from industrial waste waters
Ceramic heater
Utility pole crossarm, crossarm assembly, and method of manufacture
Vibrating wire viscometers