Resources Contact Us Home
Systems and methods for reduced complexity LDPC decoding

Image Number 14 for United States Patent #7895500.

Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.

  Recently Added Patents
Vending machine
Display apparatus and control method thereof
Vehicle running control system
Methods of implanting dopant ions
Sulfonated amorphous carbon, process for producing the same and use thereof
Wafer processing method and system using multi-zone chuck
Purine compounds used as CB2 agonists
  Randomly Featured Patents
Buffer structure for modifying a silicon substrate
Optical path switching based differential absorption radiometry for substance detection
Method and apparatus for generating and distributing an internal clock for radio network controller
Inhibitor of tissue factor activity
Multi-layered heat treatment furnace, heat treatment unit, and method of heat treatment
Polysilicon gate salicidation
Emergency lighting system
Multi-rate superresolution time series spectrum analyzer
Computerized national online parcel-level map data portal