Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Power saving methods for wireless systems
Tire tread
Processing circuitry for use with a position sensor
Systems and methods for classifying electronic information using advanced active learning techniques
Thermoforming sheet loading apparatus and method
Collaborative computing community role mapping system and method
Method for producing an adhesive fastening element made of plastic
  Randomly Featured Patents
Reduced residue hard surface cleaner
Liquid container with radio
Liquid filtration using an anionic microporous membrane
Control electrode for rapid initiation and termination of particle flow
Circuit for generating a reference signal
Pal-system adaptive color-signal demodulator
Access channel with constrained arrival times
Polyarylene sulfide resin composition
Method for reducing pin overhead in non-scan design for testability
Electroless gold plating solution and method for plating gold therewith