Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Modular utility rack
Control system for an internal combustion engine
Compounds and their salts specific to the PPAR receptors and the EGF receptors and their use in the medical field
Avirulent oncolytic herpes simplex virus strains engineered to counter the innate host response
System and method for hybrid risk modeling of turbomachinery
Synchronous rectifier network unit circuit and method
Pet cremation urn
  Randomly Featured Patents
Image processing apparatus and method of same
Process for melt-spinning fibers from modified polyamide blends
Optical proximity correction method
Discharge lamp device for vehicle
Apparatus for feeding elongated material
Nucleic acid probes and methods for detecting fungi
Carboxylate-containing polymers for metal surface treatment
Current sensor
N-heteroaryl-N'-(pyrid-2-yl-sulfonyl) ureas, processes for their preparation, and their use as herbicides and plant growth regulators
Method, apparatus and system for transmitting and receiving client signals