Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Block copolymer nanoparticle compositions
Hybrid asynchronous transmission process
Simultaneous image distribution and archiving
Modulators of cystic fibrosis transmembrane conductance regulator
Refuelable battery-powered electric vehicle
Thermoplastic resin composition
Advocate for facilitating verification for the online presence of an entity
  Randomly Featured Patents
Rapid curing two part adhesive
Multi-phase bipolar brushless D.C. motor
Process for the preparation of brominated compounds, especially from alcohols
Method for manufacturing red mold dioscorea
Reinforced tubular joint for improved sealing-tightness after plastic expansion
Combined pushdown/keeper for double hung window
Fire starter
Method and arrangement for controlling the internal combustion engine of a vehicle
Process for cephalosporanic acid derivatives and intermediate therefor
Toothpaste with entrained gas