Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Method and apparatus for prioritizing data transfer
Control of protein activity using a conducting polymer
Image forming apparatus and image forming method
Method of forming a semiconductor package
Dithering method and apparatus
Signal processing apparatus and methods
Nuclear fission reactor, a vented nuclear fission fuel module, methods therefor and a vented nuclear fission fuel module system
  Randomly Featured Patents
Rack mount
Separation of m-diisopropyl benzene from p-diisopropyl benzene by azeotropic distillation with ketones
Precision and accuracy of anion-exchange separation of nucleic acids
Valve guide and spring retainer assemblies
Filaments with evolved structure and process of making some
Resistance adjusting device for an exercise device having a wheel driven by a belt
Method of insect control
Transmission clutch
Yarn piecing arrangement for an open-end friction spinning machine
Optical device with a dichroic polarizer and a multilayer optical film