Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Gas flow indicator
Compositions and methods for producing isoprene
Variable month cross-platform photo calendar builder
Process for producing polyols
Drive apparatus
Mitigating single point failure of devices in an analyte monitoring system and methods thereof
Support core for cold shrink tube
  Randomly Featured Patents
Parking device for cycles
Beer tap extension
Restoring configurations of data storage systems
Sealing gasket for electrochemical cells
Mixed oxide catalyst and process for producing an alkylenamine by using the catalyst
Retractable automotive hanger
Array processor communication architecture with broadcast processor instructions
Tape cartridge holder for an automobile
Method and apparatus for accessing communication systems