Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
System and method for advertising messages on distributed document processing devices
Liquid crystal display apparatus
Method of interfacing a host operating through a logical address space with a direct file storage medium
Ultra-wideband communication system and method
Method for fabricating a nitrided silicon-oxide gate dielectric
Fuel cell module
Tools and methods for yield-aware semiconductor manufacturing process target generation
  Randomly Featured Patents
Dual mode warhead
Flight control system for a hybrid aircraft in the yaw axis
Self calibrating media edge sensor
Arylalkyl amines useful for lowering intraocular pressure
Animal feeder
Electronic assembly cooling
Nucleic acids encoding enamel matrix related polypeptides
Wheel for motor vehicle
Pressurized injector
Subsoil ripper with attachment