Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Pattern generation method and pattern generation program
Selecting from a plural of energy saving modes
Method for assisting in the checking of transaction records, transaction device, server, mobile terminal, and corresponding computer programs
Encoding method, decoding method, encoding device, decoding device, program, and recording medium
Liquid crystal display device
High productivity single pass scanning system
Liquid crystal display backlight control
  Randomly Featured Patents
Door frame assembly
Automatic gate operator
Inkjet printing: mask-rotation-only at page extremes; multipass modes for quality and throughput on plastic media
Treatment of female sexual dysfunction
Fibre-enriched drinks
Portion of a shoe upper
Single cylinder diesel engine
Wireless tag
Superlattice optical semiconductor device where each barrier layer has high content of group III elements in center portion and low content near well layer
Adjustable armrest for chairs