Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Triple-action pest control formulation and method
Mobile tablet information handling system support
Flexible quantization
Solid-state image pickup element, method of manufacturing the same, and image pickup apparatus including the same
Methods and systems for motion estimation with nonlinear motion-field smoothing
Vehicle window opening and closing control device
PVD coated tool
  Randomly Featured Patents
Electric coupling for rotary guideway switch
Wire-wrap assembly connector
Plastic tubing connector
Electronic control apparatus
Method for operating an optical emission spectrometer
Distributed feedback-channeled substrate planar semiconductor laser
Film storage box
Method for drilling circuit boards
Using multiple data structures to manage data in cache
Polyamidoamine resin from mixture of diamine and polyalkylene polyamine