Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Pyridylphenyl compounds for inflammation and immune-related uses
Method for manufacturing a magnet coil configuration using a slit band-shaped conductor
Flexible circuit routing
Navigational cube for matching vendor offerings to service provider requirements
Train car for proppant containers
Multiple input multiple output transceiver
Disk array apparatus and firmware update method therefor
  Randomly Featured Patents
Water spray apparatus
Method of forming a chalcogenide memory cell having a horizontal electrode and a memory cell produced by the method
Pressure and vacuum smoker apparatus and method
Wooden vent cover
Physiologically active porcine peptide (CNP-53)
Connector device
Silicide/semiconductor structure and method of fabrication
MIMO wireless communication system
Bridge tap
Pilot-based SINR estimation for MIMO systems