Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Conductor for transmitting electrical power
Sensor packages and method of packaging dies of differing sizes
Terminal device, system and computer readable medium
Portable computer
Lubricating oil with enhanced protection against wear and corrosion
Sabatier process and apparatus for controlling exothermic reaction
  Randomly Featured Patents
Magnetic box call
Bipolar transistor with a low K material in emitter base spacer regions
Process for the production of CLA triglycerides
Transducer bonded to a laser module for heat assisted magnetic recording
Mobile airborne contaminant control chamber
Fluid measuring device
Apparatus for loading articles into lanes on horizontal shelves
Folding kayak
Mammalian pro-apoptotic Bok genes and their uses
Device for detecting misfire of an internal combustion engine by comparing voltage waveforms associated with ignition system