Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Cartridge for conducting a chemical reaction
Vehicle and method for controlling vehicle
Diagnostic data interchange
System and method for customized prompting
Brushless motor drive apparatus and drive method
Control system for shifting an automatic transmission
  Randomly Featured Patents
Transfer roller with a resistance determined in accordance with its peripheral speed
Roller stamp
Shared JAVA JAR files
Advanced food and or drink organization and or handling system
Making a low resistance three layered contact for silicon devices
Method for forming Co-W-P-Au films
Ignitor pulse variable reduction method and apparatus
Self-adjusting optimal waveforms
Method for determining lymphocyte distribution and trafficking in mammals using imaging
Machine vision