Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Semiconductor device
Field-programmable analog array with memristors
Magnesium metal-air battery
Ion implantation method and ion implantation apparatus
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
System and method for creating, managing and trading hedge portfolios
System and method for optimizing utilization of inventory space for dispensable articles
  Randomly Featured Patents
Server allocation to workload based on energy profiles
Drug releasing coatings for medical devices
Chemical dispensing lawn waterer
Fastening devices
Wave actuated devices
Method of manufacturing semiconductor device and cleaning apparatus
Soluble CTLA4 mutant molecules
Abandoned borehole compositions
Casino style game of chance apparatus
Bluetooth dongle