Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Structure of pixel electrode
Processing abstract derived entities defined in a data abstraction model
Efficient forward ranking in a search engine
Phase lock loop with injection pulse control
Tranverse in-core probe monitoring and calibration device for nuclear power plants, and method thereof
Data modulation for groups of memory cells
Process for the production of alcohol
  Randomly Featured Patents
Phase measurement of received pseudonoise sequence using digital correlation
Directional carrier sense medium access for wireless nodes
Programmable dual-drive strength output buffer with a shared boot circuit
Woven basket
Detailing towel
Extended handset functionality and mobility
Position-correction device for correcting the position of a component holder for electronic components
Telephone set-computer terminal assembly with a single decimal keyboard and a switchable local power supply
Decorative ink for automotive plastic glazing
Homogenous ink composition