Resources Contact Us Home
Flash memory gate structure for widened lithography window

Image Number 15 for United States Patent #7888729.

A first portion of a semiconductor substrate belonging to a flash memory device region is recessed to a recess depth to form a recessed region, while a second portion of the semiconductor substrate belonging to a logic device region is protected with a masking layer. A first gate dielectric layer and a first gate conductor layer formed within the recessed region such that the first gate conductive layer is substantially coplanar with the top surfaces of the shallow trench isolation structures. A second gate dielectric layer, a second gate conductor layer, and a gate cap hard mask layer, each having a planar top surface, is subsequently patterned. The pattern of the gate structure in the flash memory device region is transferred into the first gate conductor layer and the first gate dielectric layer to form a floating gate and a first gate dielectric, respectively.

  Recently Added Patents
Autonomous adaptation of transmit power
Label with surface ornamentation
Transitional replacement of operations performed by a central hub
Method of manufacturing III-nitride crystal
Aware manufacturing of integrated circuits
Rechargeable battery including a channel member
  Randomly Featured Patents
Pipeline flow control optimization software methods
Water enhancement fire retardant
Method and apparatus for administering micro-ingredient feed additives to animal feed rations
Front panel of an electrical contactor
Method of manufacturing slide fastener coupling elements
Sample analyzer and sampling system
More granular and more efficient write protection for disk volumes
Golf practice device
Portable X-ray detector with grid sensing unit and X-ray imaging system for automatic exposure setting for the portable X-ray detector
Production of anhydrous magnesium chloride