Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Chip stacked structure and the forming method










Image Number 8 for United States Patent #7888172.

A chip package structure is provided, includes a chip that having a plurality of pads and an adhesive layer on the back side; an encapsulated structure is covered around the four sides of the chip to expose the pads, and the through holes is formed within the encapsulated structure; a patterned first protective layer is formed on the portion surface of encapsulated structure, the portion of active surface of the chips, and the pads of the chip and the through holes are to be exposed; a metal layer is formed on the portion surface of the patterned first protective layer and formed to electrically connect the pads and to fill with the through holes; the patterned second protective layer is formed on the patterned first protective layer and the portion of metal layer, and the portion surface of metal layer is to be exposed; a patterned UBM layer is formed on the exposed surface of the metal layer and the portion surface of the patterned second protective layer; and the conductive elements is formed on the patterned UBM layer and electrically connect to the metal layer.








 
 
  Recently Added Patents
Radio frequency power delivery system
Moulded tie strips
Scanning projection apparatus with tangential compensation
Plants and seeds of hybrid corn variety CH450823
Particles with high surface charge for crystalline colloidal arrays
Method of predicting a motion vector for a current block in a current picture
Co-crystals of agomelatine, a process for there preparation and pharmaceutical compositions containing them
  Randomly Featured Patents
Self-sealing dispensing valve for humidifier water bottles
Projection lens and image display device
Display control of classified content based on flexible interface E-paper conformation
Optical disk thickness discriminating apparatus
Optical coding of position information on printed surfaces
Method for creating an integrated circuit stage wherein fine and large patterns coexist
Catalyst for production of unsaturated aldehydes
Scalable and expandable units for data storage system
Method and system for providing object references in a distributed object environment supporting object migration
Method and apparatus for characterization of porous films