Resources Contact Us Home
Chip stacked structure and the forming method

Image Number 8 for United States Patent #7888172.

A chip package structure is provided, includes a chip that having a plurality of pads and an adhesive layer on the back side; an encapsulated structure is covered around the four sides of the chip to expose the pads, and the through holes is formed within the encapsulated structure; a patterned first protective layer is formed on the portion surface of encapsulated structure, the portion of active surface of the chips, and the pads of the chip and the through holes are to be exposed; a metal layer is formed on the portion surface of the patterned first protective layer and formed to electrically connect the pads and to fill with the through holes; the patterned second protective layer is formed on the patterned first protective layer and the portion of metal layer, and the portion surface of metal layer is to be exposed; a patterned UBM layer is formed on the exposed surface of the metal layer and the portion surface of the patterned second protective layer; and the conductive elements is formed on the patterned UBM layer and electrically connect to the metal layer.

  Recently Added Patents
Circuit board having semiconductor chip embedded therein
Systems and methods for managing fleet services
Signal phase-based location of network nodes
Rate controlled first in first out (FIFO) queues for clock domain crossing
Methods to fabricate a photoactive substrate suitable for microfabrication
Display for gloves
Mobile terminal and method for displaying information
  Randomly Featured Patents
Implantable, surgical buttressing device
Three dimensional game device
Method and composition for treating hypopigmentation of the hair and skin
Data session authentication credentials update for a wireless communication device
Coaxial, dual chamber seismic air gun
Electronically commutatable motor comprising an electronic control unit
Cast hopper tee
Magnetic head support device for magnetic disc recording device
Semiconductor integrated circuit having an on-chip PLL and operating method thereof
Coreless twist-ties