Resources Contact Us Home
Chip stacked structure and the forming method

Image Number 8 for United States Patent #7888172.

A chip package structure is provided, includes a chip that having a plurality of pads and an adhesive layer on the back side; an encapsulated structure is covered around the four sides of the chip to expose the pads, and the through holes is formed within the encapsulated structure; a patterned first protective layer is formed on the portion surface of encapsulated structure, the portion of active surface of the chips, and the pads of the chip and the through holes are to be exposed; a metal layer is formed on the portion surface of the patterned first protective layer and formed to electrically connect the pads and to fill with the through holes; the patterned second protective layer is formed on the patterned first protective layer and the portion of metal layer, and the portion surface of metal layer is to be exposed; a patterned UBM layer is formed on the exposed surface of the metal layer and the portion surface of the patterned second protective layer; and the conductive elements is formed on the patterned UBM layer and electrically connect to the metal layer.

  Recently Added Patents
Stowable pet leash and collar
Tools and methods for yield-aware semiconductor manufacturing process target generation
Content distribution system, mobile communication terminal device, and computer readable medium
Mobile device case with storage compartment
Flexible pouch
Fabrication of thin pellicle beam splitters
System and method for enabling image recognition and searching of remote content on display
  Randomly Featured Patents
DME morse code identity decoder
Position detecting apparatus and method for detecting position pointing device
Method for preparing bagasse dissolving pulps and producing rayon having a degree of polymerization of at least 800 therefrom
Conference table with central utility system
Low voltage differential in differential out receiver
Apparatus and method for LED light control
Speed reduction assembly with full disconnect for transfer cases and the like
Antisense inhibition of tert expression
Non-distorting separator for autoclavable membrane stacks