Resources Contact Us Home
Chip stacked structure and the forming method

Image Number 8 for United States Patent #7888172.

A chip package structure is provided, includes a chip that having a plurality of pads and an adhesive layer on the back side; an encapsulated structure is covered around the four sides of the chip to expose the pads, and the through holes is formed within the encapsulated structure; a patterned first protective layer is formed on the portion surface of encapsulated structure, the portion of active surface of the chips, and the pads of the chip and the through holes are to be exposed; a metal layer is formed on the portion surface of the patterned first protective layer and formed to electrically connect the pads and to fill with the through holes; the patterned second protective layer is formed on the patterned first protective layer and the portion of metal layer, and the portion surface of metal layer is to be exposed; a patterned UBM layer is formed on the exposed surface of the metal layer and the portion surface of the patterned second protective layer; and the conductive elements is formed on the patterned UBM layer and electrically connect to the metal layer.

  Recently Added Patents
System and method for detecting malicious code executed by virtual machine
System, method and program recording medium for supply capacity estimation
Method for producing male sterile plants using plant beclin 1/ATG6 expression
Method of synchronization for low power idle
Chitosan hydrogel derivatives as a coating agent with broad spectrum of antimicrobial activities
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Battery cell separator
  Randomly Featured Patents
Base of food processor
Molded nozzle for rocket motor
Display device, driver circuit therefor, and method of driving same
Aircraft canopy reflection reduction
Semiconductor device with reduced contact resistance
Resin mold field effect semiconductor device
Multi-layer optical elements formed from free standing films and method of making same
Redistributed bond pads in stacked integrated circuit die package
Method for determining a value for the phase integer ambiguity and a computerized device and system using such a method
Multiple hazard field marker and components therefor