Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Negative thermal expansion system (NTEs) device for TCE compensation in elastomer compsites and conductive elastomer interconnects in microelectronic packaging










Image Number 11 for United States Patent #7883919.

A method for fabricating a negative thermal expanding system device includes coating a wafer with a thermally decomposable polymer, patterning the decomposable polymer into repeating disk patterns, releasing the decomposable polymer from the wafer and forming a sheet of repeating patterned disks, suspending the sheet into a first solution with seeding compounds for electroless decomposition, removing the sheet from the first solution, suspending the sheet into a second solution to electrolessly deposit a first layer material onto the sheet, removing the sheet from the second solution, suspending the sheet into a third solution to deposit a second layer of material having a lower TCE value than the first layer of material, separating the patterned disks from one another, and annealing thermally the patterned disks to decompose the decomposable polymer and creating a cavity in place of the decomposable polymer.








 
 
  Recently Added Patents
Method and device for managing devices in device management system
Hydrating lounge chair
Methods of establishing virtual circuits and of providing a virtual private network service through a shared network, and provider edge device for such network
Information distribution system, information distributing method, node, and recording medium
Pet cremation urn
Method of forming a power supply controller and structure therefor
Flame-proofed thermoplastic compositions
  Randomly Featured Patents
Low density foam resin composite of high stiffness
Playing card holder and dispenser
Adaptive adjustment of constraints during PLD placement processing
Check valve actuator
Radio communication permission control system
Electronic counter
Multi-stable micro electromechanical switches and methods of fabricating same
Time indicator enhancement method
Tristate buffer circuit with transparent latching capability
Systems and methods for limiting low priority traffic from blocking high priority traffic