Resources Contact Us Home
High capacitance density vertical natural capacitors

Image Number 10 for United States Patent #7866015.

Disclosed are embodiments of a method of forming a capacitor with inter-digitated vertical plates such that the effective gap distance between plates is reduced. This gap width reduction significantly increases the capacitance density of the capacitor. Gap width reduction is accomplished during back end of the line processing by masking connecting points with nodes, by etching the dielectric material from between the vertical plates and by etching a sacrificial material from below the vertical plates. Etching of the dielectric material forms air gaps and various techniques can be used to cause the plates to collapse in on these air gaps, once the sacrificial material is removed. Any remaining air gaps can be filled by depositing a second dielectric material (e.g., a high k dielectric), which will further increase the capacitance density and will encapsulate the capacitor in order to make the reduced distance between the vertical plates permanent.

  Recently Added Patents
Critical word forwarding with adaptive prediction
Method and system for utilizing native ethernet as a virtual memory interconnect
Sheet coil type resolver
Rotating sunlight/light beam for fractional/beneficial use
X2 10GBASE-T transceiver with 1 Gigabit side-band support
Wafer recycling method
Selecting a converter operating mode of a PA envelope power supply
  Randomly Featured Patents
Preparation of silicon nitride powder
Nitride-type III-V HEMT having an InN 2DEG channel layer
Air filter assembly
Genetically modified cyanobacteria for the production of ethanol, the constructs and method thereof
Antimicrobial peptides derived from CAP18
Miniaturized parallel coupled line filter using lumped capacitors and grounding and fabrication method thereof
Methods of forming silicon nitride spacers, and methods of forming dielectric sidewall spacers
Tube support for heat exchanger
Poly(benzoic acid), method for the preparation thereof and method for the preparation of poly(p-phenylene) therefrom
Programmable logic device having a plurality of programmable logic arrays arranged in a mosaic layout together with a plurality of interminglingly arranged interfacing blocks