Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Relative pose estimation of non-overlapping cameras using the motion of subjects in the camera fields of view
Liquid crystal display device
Method and arrangement for controlling semiconductor component
Method for growing group III-nitride crystals in supercritical ammonia using an autoclave
Managing a packet service call within mobile communications user equipment
Protein kinase C inhibitors and uses thereof
Direct converting apparatus, method for controlling the same, and control signal generation device
  Randomly Featured Patents
Laminate with gas barrier properties, production method therefor, and paper container employing said laminate
Roller shade braking mechanism
Mobile computer with unattended online content processing
Image recording method and device, and image converting method and device
Culture medium and a microbiological test method employing the same
Cigarette holder
Air conditioner for use in a vehicle
Circular knitting machine incorporating a device for renewing a needle selection at at least one yarn feed
Manufacturing method of semiconductor substrate
Head arm of magnetic disk device