Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Clothing fastener accessory
Semiconductor device and manufacturing method
Semiconductor device manufacture in which minimum wiring pitch of connecting portion wiring layer is less than minimum wiring pitch of any other wiring layer
Methods and apparatus for low power out-of-band communications
User interface for integrating applications on a mobile communication device
Method for specifying control curve parameters for controlling climatic environmental conditions of climate-controlled enclosed spaces
  Randomly Featured Patents
Adenosine receptor antagonists and methods of making and using the same
Modified surface material, method for preparing same and uses thereof
Sauce cup
Method for manufacturing liquid jet recording head
Standard and bracket support system
Test trading
Off-the road vehicle for recreational and work applications
Manufacturing method of array substrate and manufacturing method of liquid crystal display device using the same
Process for producing (dioxolenon-4-yl)methyl ester derivative
Method for leaching gold and/or silver out of ores or out of ore-concentrates and also out of precious-metal wastes or precious-metal scrap by using cyanide-containing leaching solutions