Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Mobile advertising and compensation-verification system
Retransmission control method, base station and mobile station
Viewing stand
Simulation tool for air traffic communications security
Radio communication system, transmission apparatus, reception apparatus, and radio communication method in radio communication
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Method and structure of forming backside through silicon via connections
  Randomly Featured Patents
Roller cone bits with wear and fracture resistant surface
Process for producing stable divalent scandium
Use of ionic liquids for implementing a process for the preparation of biodiesel
Auto-zeroing switched-capacitance buffer amplifiers with minus-unity voltage gain
Composite magnetic core for switch-mode power converters
Processing apparatus and a processing method
Easy open type can
Stable glassy state powder formulations
Accessible bathtub
Exposure and printing device