Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Method of producing probabilities of being a template shape
Method and apparatus for displaying system status with a wide range of viewing angle
Managing method and apparatus for servicing contents provided by content provider
Waterproof wound protector
System and method for providing advertising content using a group training system
Systems, methods, and computer readable media for providing information related to virtual environments to wireless devices
  Randomly Featured Patents
Film source video detection
Multi-environment testing with a responder
System and method for rewriting a media resource request and/or response between origin server and client
Electrically controlled hydraulic clutch for a front wheel drive
Sweetener composition
Method for driving a touch panel device
Process for increasing the fatigue strength of components with different shapes or designs
Apparatus to pattern brush pile fabric
Conference call setup utilizing a wireless access protocol capable telephone
Phase stable, thickened aqueous abrasive bleaching cleanser