Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Blended block copolymer composition
Display screen with graphical user interface
Blur correction device and imaging apparatus
Motion control system and X-ray measurement apparatus
Insulin derivative
Pre-colored methodology of multiple patterning
Solid-state image sensing device and control method of solid-state image sensing device
  Randomly Featured Patents
Heart-sound and ECG sensor and adapter combination
Lenses capable of post-fabrication power modification
Switching regulator
Water pressure control system
Printed wiring board cable cover
Methods for manufacturing operations using non-contact position sensing
Bubble detector and method of use thereof
Sulfonsuccinic acid semi-esters, process for their preparation and their use in pigment preparations for aqueous flexo printing pastes
Variable focus lens system employing elastomeric lens