Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Method for treating hyperglycemia
Barrier layers comprising Ni-inclusive ternary alloys, coated articles including barrier layers, and methods of making the same
Multi-contoured yoga support
Label printer
Smart television system having methods or means for accessing paid or subscribed digital content from the internet
.beta.-2 microglobulin as a biomarker for peripheral artery disease
  Randomly Featured Patents
Grate bar and grate with cooling apparatus and process for cooling
Blood collector
Method for predicting future function values utilizing derivative samples
Adhesive tape for electronic parts
Arc discharge lamp comprising mercury, scandium and lithium iodide, scandium emission being suppressed
Molding system having a micro heating element for molding a micro pattern structure
Maximum likelihood sequence decoder for linear cyclic codes
Drainage coupling member
Circuit breaker jumper assembly having busses in a single plane
Medical cutting and/or holding instrument