Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Method, apparatus, and system for synchronizing contents
Method and system for detecting data modification within computing device
Systems and methods for generating a user profile based customized media guide with user-generated content and non-user-generated content
Phase noise extraction apparatus and technique
Mobile target system
Push to release cover for a portable electronic device
Bi-level switching with power packs
  Randomly Featured Patents
Ultrasonic instrument to measure the gas velocity and/or the solids loading in a flowing gas stream
Construction machine
Position adjustment device for vehicle safety belts
Device for focus detection or distance detection
Cable exit trough with insert
Disposable respirator
Virtual prototyping and testing for medical device development
Illumination system and image projection device provided with such an illumination system
Semiconductor devices having tin-based solder film containing no lead and process for producing the devices
(Poly) aminoalkylaminoalkylamide, alkyl-urea, or alkyl-sulfonamide derivatives of epipodophyllotoxin, a process for preparing them, and application thereof in therapy as anticancer agents