Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Modification of an object replica
Tailoring the band gap of solar cells made of liquid silane by adding germanium
Peered proctoring
Method and apparatus for predicting object properties and events using similarity-based information retrieval and modeling
Thermoforming sheet loading apparatus and method
Guitar strap attachment means
Selecting from a plural of energy saving modes
  Randomly Featured Patents
Inhibition of sulfate-reducing-bacteria-mediated degradation using bacteria which secrete antimicrobials
Read only memory
Air flow system bypassing a balance in a model airplane being tested in a wind tunnel
Vehicle towing bar assembly
Five-layer intellectual cube
Automobile navigation system using real time spoken driving instructions
Biochemical analyzer
Crosslinked castor oil derivatives
Decorative laminated plastic/metal panels
Magazine latching and ejection mechanism for a cassette autoloader