Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Mobile terminal and controlling method thereof
Translation system adapted for query translation via a reranking framework
Image reading apparatus and image forming apparatus
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
FET device having ultra-low on-resistance and low gate charge
Identifying users of remote sessions
  Randomly Featured Patents
Pocket ventilator
Crosscutter for web materials
Guide sleeve for light waveguide plug devices utilizing a sliding sleeve for wiping pin shaped bodies
Photopolymerization-based fabrication of chemical sensing films
Method and apparatus for treating exhaust gas for removal of fine particles
Air filter assembly
Audio signal processing apparatus and method thereof
Reduced form of Cenzyme Q in high bioavailability stable oral dosage form
Brush seal and method of using brush seal
Generating metrics for networked devices