Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Charge domain filter and method thereof
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Human embryonic stem cell methods and PODXL expression
Lateral flow test kit and method for detecting an analyte
Active gate drive circuit
Methods, devices and software applications for facilitating a development of a computer program
Portable computer display structures
  Randomly Featured Patents
Test device for the fan of an aircraft engine
Flexible task light
Method and apparatus for offline cryptographic key establishment
Respiration mask
Utility tray
Hole-transport material
Support standard for implement
Dimmer switch
Implantable drug depot for weight control
F-connector with deformable body and compression ring