Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Electrode for a plasma torch
ASICs having programmable bypass of design faults
Flash multi-level threshold distribution scheme
Providing a multi-tenant knowledge network
Methods and apparatus to identify exposure to 3D media presentations
Malicious attack detection and analysis
Imidazo[1,2-B]pyridazine and pyrazolo[1 .5-A]pyrimidine derivatives and their use as protein kinase inhibitors
  Randomly Featured Patents
Temporary non-tiled rendering of 3D objects
Antireflective coating composition and process thereof
Water pump motor
Apparatus for the production of filled tubular casings
Agricultural plant protection compositions containing isomers of triforine method of use
Oxidation catalyst and processes using same
Steam cleaning system
UHF RF Amplifier and AGC system
Stabilizers for color photography recording materials
Digital cellular telecommunications with short message service over the packet channel