Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Spin transition material
Buckle (tube)
Operation controlling apparatus
Liquid crystal display
Image display device and method of changing first EDID with second EDID wherein the second EDID information is compatible with image display device
High-resolution ranging and location finding using multicarrier signals
Wafer level packaging
  Randomly Featured Patents
Tyre and flexible member assembly
ACM soffit clip assembly
Method for automatically decelerating a vehicle to avoid collision or to reduce the consequences of a collision
Time information obtaining apparatus and radio timepiece
Pseudo synchronous transport mechanism in a communication network
Ornamental photograph holder
Apparatus for conveying articles to form layers of fusible metal thereon
Semiconductor device comprising light-blocking region enclosing semiconductor element
Method of detecting position of rotation axis of suction nozzle
Receptor-type phosphotyrosine phosphatase-.gamma.