Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Electronic product design
High-accuracy centered fractional fourier transform matrix for optical imaging and other applications
Methods for fabricating semiconductor devices
Canopy light fixture
Integrated circuit having a discrete capacitor mounted on a semiconductor die
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
Configuration method and system of complex network and configuration and management module of server resources
  Randomly Featured Patents
Method of manufacturing thick-film circuit devices
Process for making decorative articles
Membrane-electrode assembly including guard gasket
Graphical user interface for a display screen or portion thereof
Integrated optics polarization beam splitter using form birefringence
Cover locking apparatus for a record medium player
Equipment for deoiling swarf resulting from machining operations
Servo error detection and compensation utilizing virtual data tracking servo methods
5(6)-Benzene ring substituted benzimidazole-2-carbamate derivatives having anthelmintic activity
Knee or elbow pad