Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Systems and methods for authorizing, authenticating and accounting users having transparent computer access to a network using a gateway device
Location-type tagging using collected traveler data
Process for producing dipeptides or dipeptide derivatives
Generating and modifying textual code interfaces from graphical programs
High-resolution, active reflector radio frequency ranging system
Motion compensated overlay
Efficient forward ranking in a search engine
  Randomly Featured Patents
Information reproducing apparatus
System for informing a computer user of a conflict encountered during resource allocation to expansion cards of different types having resource information in different format
Nozzle and contact arrangement for puffer type interrupter
Attached, high reactivity rigid polyurethane foams containing oxazolidone groups
Non-peptide inhibition of T-lymphocyte activation and therapies related thereto
Pressure detection apparatus with squeezing protection member
Motorized and computer operated variable acoustics treatment
Printhead integrated circuit with high droplet ejector density
Method of and motor apparatus for generating high speeds
Electronic system having a release control and method