Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Optimized delivery of web application code
Automatic pill dispenser
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Method of processing data and display apparatus for performing the method
Cable sheath
High throughput thin film characterization and defect detection
Methods and apparatus for providing video on demand and network PVR functions using IP streaming
  Randomly Featured Patents
Container and method of containing
Protective layer transfer sheet and printed product
Stream flow hydroelectric generator system, and method of handling same
Enhanced photocatalytic oxidation of organics using a porous titanium dioxide membrane
Thumb break holster having means for preventing forcible withdrawal of a hand gun therefrom
Rough road detection using suspension system information
Process for the production of pyridine and 3-methyl pyridine
PDT apparatus with high output LED for therapy and aiming
Gastrin receptor-avid peptide conjugates
Method for analyzing a network environment