Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Network traffic demotion
Soybean cultivar CL0911610
Polycarbonate resin composition and formed product thereof
Variants of a family 44 xyloglucanase
Center spreader adapter tool for toilet paper rolls and paper towel rolls that do not have inner cardboard tubes
Position pointer, variable capacitor and inputting apparatus
Telephone relaying apparatus, telephone relaying method, and program
  Randomly Featured Patents
Hydraulic system for industrial vehicle
System that detects and identifies periodic interference
Head drive apparatus of inkjet printer and inkjet printer
Method and apparatus for determining the reflective properties of surfaces, especially coated surfaces
DC-DC converter and mobile communication terminal using the same
Stringed instrument bridge
Urine collector for female use
Color wide dynamic range camera
Process for producing hydrogen-occlusion alloy electrode of alkaline storage battery
Radio network system