Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Sharing keys between cooperating parties
Mutual broadcast period and contention access period operating system and method for load control
Test apparatus and test method
End user controlled temporary phone service device swapping system and method
Low voltage comparator circuits
Current mode sense amplifier with passive load
Remote control system, remote control apparatus and remote control method
  Randomly Featured Patents
Apparatus for moving objects
Peach tree named `Ivory May`
Dimensional analysis of saccharide conjugates with GPC and SEC-MALS
Broadband multi-element antenna
Microsystem with electromagnetic control
Common line contact of liquid crystal display and method of fabricating the same
Solenoid actuated pilot valve for irrigation system valve
Fuel injection valve
Multipole breaking device with remote control