Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Cartridge for separating analyte from mixture, comprising dispensing and receiving chambers and insert
3D solid-state arrangement for solid state memory
Television apparatus
EpCAM as a reprogramming factor for non-pluripotent cells
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Luggage wheel housing with wheel
Plants and seeds of corn variety CV778791
  Randomly Featured Patents
Swivel device utilizing bearing clearance to allow carbon dioxide laden exhaust
Method for diagnosing and/or treating tumor
Fluid mixer arrangement
Pharmaceutical compositions having antineoplastic activity
Self-activated candle extinguishing device
Unitized electric power steering apparatus
Flame sensing system
Intelligent power supply control for electronic systems requiring multiple voltages
Motor vehicle door comprising an insulating element