Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Wire guide
Decrementing settings for a range of power caps when a power cap is exceeded
Personalized location information for mobile devices
Generation, display, and manipulation of measurements in computer graphical designs
Portable reading device with mode processing
Encoding digital content based on models for predicting similarity between exemplars
Potato cultivar F10
  Randomly Featured Patents
Tire tread die
Assembly tube light for window display
Sheet cutting apparatus and image forming system
Image forming apparatus
Method and apparatus for monitoring and controlling imaging in immersion lithography systems
Hammer mill
Equalizing transceiver with reduced parasitic capacitance
Method and apparatus to automatically determine the size of an external EEPROM
Method and system for providing a current time value
Method for removing from an image the background surrounding a selected object