Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
High electron mobility transistor and manufacturing method thereof
Image processing apparatus, image processing system, and image processing method
Inhibitors of human immunodeficiency virus replication
Method of making a CIG target by cold spraying
Circuitry for measuring and compensating phase and amplitude differences in NDT/NDI operation
Method and receiver for jointly decoding received communication signals using maximum likelihood detection
Author signatures for legal purposes
  Randomly Featured Patents
System and method for providing expense reports to wireless service subscribers
Preparation of heterocyclic block copolymer from perfluoroalkylene oxide .alpha., .omega.-diamidoximes
Semiconductor device with an opening for cutting a fuse
Camera with lens barrier apparatus
Assay preparation containing capture and detection polynucleotides covalently bound to substrates with a heterobifunctional crosslinking agent
Composite desk
Multiple material golf club head
Backflow preventing attachment for toilets
Write once disc allowing management of data area, method of managing the data area, and apparatus and method for reproducing data from write once disc
Control and signaling device or signaling device with a luminous element