Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Hand sign
Fixing apparatus
Memristive junction with intrinsic rectifier
Authenticating and off-loading IPTV operations from mobile devices to fixed rendering viewing devices
Method and computer system for automatic vectorization of a vessel tree
Identification of websites that break out of frames
Method and apparatus for belling plastic pipe
  Randomly Featured Patents
Method for heating oxygen containing gas in conjunction with a gasification system
Manufacturing method of planar optical waveguide device with grating structure
Circuit for replacing a peripheral device of a computer system and method therefor
Method for purifying cancer-specific proliferating cell nuclear antigen
Method and apparatus for compensating astigmatism in an optical storage system
Single well electrical oil stimulation
Web cut blank piling method and apparatus
Molded utility meter lens with a bolt hole pattern lip
Antibiotic derivatives of 7-phenyl-1,4-dihydro-4-oxo-3-quinolinecarboxylic acids
Electrophoresis with electrode baffles