Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Cell transport system comprising a homogeneous mixture of agarose and agarase
Visual physician office systems and methods
Multichannel device utilizing a centralized out-of-band authentication system (COBAS)
Device and implantation system for electrical stimulation of biological systems
Polyolefin and composition for pipe systems and sheets
Wireless control system for a patient support apparatus
Battery comprising circuitry for charge and discharge control, and method of operating a battery
  Randomly Featured Patents
Adjustable workpiece support assembly for conveyors
Reinforcing assembly and reinforced structure using a reinforcing assembly
Self-correcting solid-state mass memory organized by words for a stored-program control system
Compliance control in a card based program
Door-closer and hinge combination
Shopping bag dispenser
Strip lighting assembly
Timed pill monitor and dispenser
Method of manufacturing film antenna using sputtering process
Spectacle temple