Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Method and apparatus for providing auto-completion of information
Methods of operating non-volatile memory devices during write operation interruption, non-volatile memory devices, memories and electronic systems operating the same
Methods and systems for time-shifting content
Image generation based on a plurality of overlapped swathes
Lubricating oil with enhanced protection against wear and corrosion
Remote ignition system for a vehicle and method for securing a remote ignition function
Systems and methods of using dynamic data for wear leveling in solid-state devices
  Randomly Featured Patents
Image display apparatus and contour detecting circuit provided therein
System, method, and apparatus for a radially-movable line termination system for a riser string on a drilling rig
Rod antenna mounting mechanism of radio terminal equipment
Frying fats and oils
Rectangular wave guide elbow bent across the narrow side with capacitive loading
Use of ionic liquids for membrane protein extraction
Factoring based modular exponentiation
Thiophenyl and pyrrolyl azepines as serotonin 5-HT.sub.2c receptor ligands and uses thereof
Apparatus and method for inspecting a surface of an inspection object