Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Efficient paging in a wireless communication system
Cordless hand blender
Clothes hanger
Analog-to-digital converter with input voltage biasing DC level of resonant oscillator
Xylitol-based anti-mucosal compositions and related methods and compositions
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Method for fabrication of a semiconductor device and structure
  Randomly Featured Patents
Apparatus for controlling expansion or contraction of cover cloth with respect to bed base
Resistance compensation circuit and method thereof
Fiber optic connector holder
Antimicrobial 1-ethyl-6,8-difluoro-1,4-dihydro-7-(1-imidazolyl)-4-oxoquinoline-3-carbo xylic acid derivatives
Supporting post for panel
Acid catalyzed process
Stent delivery system
Semiconductor integrated circuit for holding an output signal of an output terminal in a non-operating state
Multiple scanning type television receiver
Carrying case