Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Low threshold voltage semiconductor device with dual threshold voltage control means










Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.








 
 
  Recently Added Patents
Nonvolatile semiconductor storage device and a manufacturing method thereof
Film, polarizing plate and display device, and method of manufacturing film
Device with a floating head having a heater element
Case of electronic device having antenna pattern embedded therein and mold and method for manufacturing the same
Solid state lighting devices with cellular arrays and associated methods of manufacturing
Technique for effectively providing program material in a cable television system
Processing data using information embedded in a data request
  Randomly Featured Patents
MRI-guided interventional mammary procedures
Real-time processing system for animation images to be displayed on high definition television systems
Mirrored wall system
Downhole jarring tool with reduced wear latch
Air cleaner
Systems and methods for a multiple angle light scattering (MALS) instrument having two-dimensional detector array
Low power wide-band amplifier with reused current
Intrauterine fetal growth restriction--the treatment modalities for clinical research, and the biochemical rationale
Channel extender for data processing system
Interposer chip, method of manufacturing the interposer chip, and multi-chip package having the interposer chip