Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Organic dual-gate memory and method for producing same
Systems and methods of device-free motion detection and presence detection
TRPM8 antagonists and their use in treatments
Escalating data backup protection in response to a failure in a cluster of nodes
Wild card auto completion
Tab visibility
Capacitance sensing
  Randomly Featured Patents
Method and device for diving an integrated power output stage
Bicycle electronic control device with a reset function
Method of data communication between PLC stations belonging to different PLC cells and apparatus thereof
Cassette for portable X-ray camera
Landing gear for semitrailers
Bubble liquid solution bottle
Zirconium nitride coating having a top layer thereon
Host apparatus connected to image forming apparatus, remote configuration system including the same and remote configuration method using host apparatus
Semiconductor memory device with a plurality of column select lines and column driving method therefor
LCD apparatus having insulating layer with increased thickness over and in the same direction as data line with pixel electrodes overlapping top surface thereof to prevent light leakage