Resources Contact Us Home
Low threshold voltage semiconductor device with dual threshold voltage control means

Image Number 4 for United States Patent #7858500.

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO.sub.2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.

  Recently Added Patents
Community profiling for social media
Making transparent capacitor with multi-layer grid
Authenticated secret sharing
Group greeting card
Arbitration circuit to arbitrate conflict between read/write command and scan command and display driver integrated circuit having the same
Organic electroluminescence element
Audio conversation apparatus
  Randomly Featured Patents
Car suspension system
Wrist and arm support
Display screen with graphical user interface
Methods and systems for providing wireless network services
Method and device for measuring the local scattering of an optical system
Audible anti-theft tag
Apparatus and method for installing wire fencing
Container for attachment to a herbicide sprayer
PVC wall panel system
Adjustable backrest