Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Verifying authenticity in data storage management systems
Bed sheet for multiple length mattresses
System and method for retaining a proper interconnection between a tilt-post and a brake shoe in the counterbalance system of a tilt-in window
Combination enhanced therapy
Methods of synthesis of certain hydroxamic acid compounds
Reduced-pressure canisters and methods for recycling
Method for wastewater treatment and wastewater treatment system
  Randomly Featured Patents
Controllable device for phase modulation
Electrical connector with latching backplate assembly
Substituted 1,8-naphthyridinones, useful as anti-allergic agents
Piperidine, tetrahydropyridine and pyrrolidine compounds
Robot arm mechanism
Visible representation of a user's watch list of stocks and stock market indices
2,3,5-substituted biphenyls useful in the treatment of insulin resistance and hyperglycemia
Universal yoke assembly for a turf maintenance vehicle
Well assembly with a composite fiber sleeve for an opening
Fuel injection valve