Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Calibration method for non-ideal transceivers
Video conference
Control device for radiation imaging apparatus and control method therefor
Semiconductor memory device
System and method for managing content on a network interface
Targeting agents for enhancing radiation therapy
Pelvic registration device for medical navigation
  Randomly Featured Patents
Light guide decorative plate and touch light decorative plate
Method and system for preventing a fuel dispensing system from dispensing inappropriate fuel to a vehicle
Coiled capillary for compensating mechanical stress
Energy recovery system and method for exhaust energy capture and electrical generation
Mould for metal casting and method using same
Aqueous polyester dispersion suitable for use as a coating composition
Plating using copolymer
Recirculation structure for a turbocompressor
Protective device for the power cable of a submerged pump
Additional headlight for use on a motor vehicle in conjunction with a dipped headlight