Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Method of inspecting wafer
Method for the hydrolysis of substituted formylamines into substituted amines
Ignition device in particular for an internal combustion engine, and method for manufacturing same
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
System and method for text input with a multi-touch screen
System and method for monitoring network activity
Image sensor and method for fabricating the same
  Randomly Featured Patents
Vehicular theft preventing device
Mixing box
Error-correcting virtual receiving buffer apparatus
Aryl coupling process
Mass flow meter
Cull streams for fine-grained rendering predication
Contextual data center management utilizing a virtual environment
Router with class of service mapping
Method for forming a semiconductor device