Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Multichannel device utilizing a centralized out-of-band authentication system (COBAS)
Ion generation using wetted porous material
Real-image zoom viewfinder and imaging apparatus
Mono-body defibrillation probe
Method for manufacturing and reoxidizing a TiN/Ta.sub.2O.sub.5/TiN capacitor
Method and assembly for determining the temperature of a test sensor
  Randomly Featured Patents
Television set
Strut spring compressor tool
Combination drumstick/brush
Control of cure rate of polyurethane resins
Para-phenylene diamine polymer color improvement with sequestering agent
Optical device with a laser-to-fiber coupler
System and method for controlled directional drilling
Electrosurgical instrument
Kiwi plant named `Bruce`