Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Display apparatus having a semi-penetration layer and a sealing unit
Buck converter having reduced ripple under a light load
Pixel circuit
Liquid crystal display having wide viewing angle
Resource capacity monitoring and reporting
Web-based royalty system and user interface
Vectorization of program code
  Randomly Featured Patents
Three pillow massage cushion
Seal for high pressure pump or the like
Method and system for dynamically protecting a computer system from attack
Slip control device for vehicle, vehicle mounted with the device, and the method of controlling vehicle slip
Apparatus for applying fluent thermoplastic materials
Carrier and dispenser device for planar items
Constant velocity joint with small radial movements of the balls
Sports goggles having an attachable nose pad
Electric heating elements
Electrotherapy device