Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Fast carrier allocation in multi-carrier systems
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Modular authoring and visualization of rules using trees
Architectural panel with natural fossil spade leaf embossed surface
Direct converting apparatus, method for controlling the same, and control signal generation device
Method for switching channels in a wireless communication network
Method for producing cathode active material for a lithium secondary battery
  Randomly Featured Patents
Dual flexible lip extrusion apparatus
Fluroquinilone antibiotic product, use and formulation thereof
Optical multiplexer/demultiplexer having a broadcast port
Line allocation in multi-level hierarchical data stores
Class D amplifier
Composite impeller wheel with improved centering of one component on the other
Apparatus and method for making and using a combined cutting/grinding wheel
Drill bit blade
N-arylsulfonamide and pyrrolidinecarboxylic acid intermediates, and their use for the preparation of herbicidal 1,3-dioxo-1h-pyrrolo[1,2-c]imidazole derivatives
Method for fabricating thin oxides for a semiconductor technology