Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Coffee cup stationery tab
Method and system for parallelizing data copy in a distributed file system
Method and system for efficient DRX operation during handover in LTE
Structure of pixel electrode
System, method and computer program product for sharing a single instance of a database stored using a tenant of a multi-tenant on-demand database system
Mobile terminal including stellar body watching hookup communications function
Integrated wire carrier for electrode array
  Randomly Featured Patents
Mixed cyanoacrylate ester compositions
Fermentation bung device and method
Continuous monitoring of reinforcements in structures
Pattern forming method
Color correction system of imaging apparatus
Method for conducting an integrity test of filter elements
Plant monitoring and control system
Ink jet printing apparatus
Apparatus and method for applying adhesive sheet
Hand held masking machine