Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Elegant solutions for fingerprint image enhancement
Pyridylphenyl compounds for inflammation and immune-related uses
Mounting apparatus for PCI card
Bandpass filter and radio communication module and radio communication device using the same
Single-electron detection method and apparatus for solid-state intensity image sensors with a charge splitting device
Dehydratable hygiene articles
Distylium plant named `PIIDIST-I`
  Randomly Featured Patents
Adapter for isolating pacing and defibrillation signals
Electrically-operated power steering apparatus
Flexible bus driver
Arrangement for removing impurities from ground water
Outdoor lantern
Tape dispenser
PC analog output signal control for copy protect
Strategy game
Fabrication of an invertedly poled domain structure from a ferroelectric crystal
Bio-medical flow sensor