Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Content distribution system, mobile communication terminal device, and computer readable medium
Light-emitting device package and method of manufacturing the same
Method and system for fail-safe call survival
Apparatus and method for encoding/decoding signal
Resin composition, prepreg, resin sheet, metal-clad laminate, printed wiring board, multilayer printed wiring board and semiconductor device
Cake knife handle
Wafer level package and fabrication method
  Randomly Featured Patents
Variety corn line NPFX7687
Thermoplastic blend of oxymethylene copolymers exhibiting improved impact resistance
Method for preventing microorganism induced corrosion of hydrocarbon liquid storage tanks
Engine and transmission arrangement for four wheel drive vehicle
Ink jet recording head having two or more pillars for each nozzle
Transportation device with simplified tread units
Enterprise management system
Mechanical lock for clamps
Hearth roll apparatus for annealing furnace
Assay module magazine