Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Resistive random access memory cell and resistive random access memory module
Washing machine
Dimmable LED light fixture having adjustable color temperature
Display screen with an animated graphical user interface
Method of sheet alignment and method of post-processing comprising the same and method of image formation
Multi-layer, microporous polyolefin membrane, its production method, battery separator and battery
  Randomly Featured Patents
Skin cleansing composition
Multimedia communicator utilized to offer voice services
Shape-measuring device
High-speed shear for transverse cutting of a rolled strip
Wireless hand-held communications terminal
Respirator mask
Furnace for producing high purity quartz glass preform
Flap seal for anti-friction bearings
Expression of O-glycosylated therapeutic proteins in prokaryotic microorganisms
Recording playback apparatus, recording-playback control method, and editing system