Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Pyridopyrazinones derivatives insulin secretion stimulators, methods for obtaining them and use thereof for the treatment of diabetes
Image forming apparatus and control method thereof
Systems and methods for preventing cancer and treating skin lesions
In-water voltage gradient detector
Bunting practice bat
Bidirectional optical amplifier arrangement
X-ray generating apparatus and inspection apparatus using the same therein
  Randomly Featured Patents
Rolling mill for hot-rolling metal, especially aluminum, and hot-rolling method
Controlling method for a multisystem by a mode-conversion key
Camera platform
Cutting insert and cutting tool
Rescue passage window for passenger train
Stereo pulse oximeter
Cyclone separator system
Robust remote reset for networks
Track-lighting fixture
3-D model making