Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Stepped delay control of integrated switches
Antibodies to OX-2/CD200 and uses thereof
Chain link
Electronic hand-held device
Optical splitter device
Upstream channel bonding in a cable communications system
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
  Randomly Featured Patents
Compact turbocharger
Fluorescent lamp with globe activated dimmer switch
Method and device for controlling an internal combustion engine
High-speed receiver architecture
Direct current transformer
Support vector machine for biometric data processing
Disposable cutting sheet
On-demand global server load balancing system and method of use
Piezoelectric type actuator having stable resonance frequency
Method for acquiring statistics in a telephone network employing flexibly changeable rules