Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Managing wear leveling and garbage collection operations in a solid-state memory using linked lists
Toner cartridge and image forming apparatus including the same
Image processing apparatus, image display apparatus, and image processing method
Authentication method
Driver circuit for driving semiconductor switches
Method of interfacing a host operating through a logical address space with a direct file storage medium
Systems and methods for processing supplemental information associated with media programming
  Randomly Featured Patents
Spray attachment for lawn mowers
System and method of forming a patterned conformal structure
Process for immobilizing enzymes to the cell wall of a microbial cell by producing a fusion protein
Method, system, and program for accessing a system without using a provided login facility
Method of dynamic intersection mapping
Method of treating cardiac insufficiency
Anaerobic removal of sulphur compounds from waste water
Modular front panel and enclosure for electronic apparatus
Printhead array compensation device designs
Ball-point pen