Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Parallel active optical cable
Architectural panel with bamboo rings light density embossed surface
Direct connect single layer touch panel
Arrays of optical confinements and uses thereof
Signal judgment method, signal judgment apparatus, program, and signal judgment system
Toilet bowl
  Randomly Featured Patents
Draining laboratory drying rack system
Production of polysuccinimide in cyclic carbonate solvent
Image forming apparatus and method for using selected correction table based on divided area of a recording medium
Electronic programmable comfort zone thermostat
Water repellent organosilicon compositions
Circuit arrangement for controlling the operation of an electronic transformer
Electronic saxhorn
Method for producing a radar reflector
Invisible air bag cover door
Veterinary composition and method