Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Process and apparatus for producing composite material that includes carbon nanotubes
Electronic device with multi-orientation
Efficient location discovery
Method for generating codewords
Scalable pixel coverage function-map
Undercabinet plug-in mount
Expandable mobile device
  Randomly Featured Patents
Hard rubber compositions with high extender oil levels
High affinity human antibodies to tumor antigens
Light emitting diode (LED)
Clock recovery circuit and transmitter-receiver therewith
In-line flow through micro-dialysis apparatus and method for high performance liquid phase separations
Multistage gas furnace having split manifold
Telecommunications system and receiver
Illuminated pointer with axial light source
Cross-flow fan and an air-conditioner using it