Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Management of memory array with magnetic random access memory (MRAM)
RFID reader revocation checking using low power attached displays
Generating compiled code that indicates register liveness
Photomask blank, photomask blank manufacturing method, and photomask manufacturing method
Apparatus and method for sterilizing vessel with electron beam
Progressively discovering and integrating services
Electronic device package and fabrication method thereof
  Randomly Featured Patents
PRO19624 antibodies
Memory device with a sense amplifier
Chip cutting tool
Methods for the spray application of water-borne coatings with compressed fluids
Systems and methods for using a satellite positioning system to detect moved WLAN access points
Image scanner apparatus
Automotive hydraulic brake system
Underwater housing for a monitoring device
Register file having shared and local data word parts
Sintered ceramic body and process for production thereof