Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Fabrication method of packaging substrate having through-holed interposer embedded therein
Correction information calculating device, image processing apparatus, image display system, and image correcting method
Topical antibiotic composition for the prevention of Lyme disease
Decentralized processing network
Three-dimensional holographic display using active shutter
Semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Spatial light modulator apparatus
Methods and apparatuses for calibrating sensors
Electrical connector
Neurotrophin antagonist compositions
Orally administered peptides synergize statin activity
Device for oil treatment of sintered parts
Multiple signal receiver for direct sequence, code division multiple access, spread spectrum signals
Striking device
Steam turbine shell
Module mounting assembly