Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
Satellite fleet deployment
Traffic flow analysis mitigation using a cover signal
Method and device for determining a set of frequencies that can be used for transmitting information between radio transceivers of a network operating with frequency hopping
Solid-state imaging device and electronic apparatus with antireflection structure
Visibility radio cap and network
Decoding and presentation time stamps for MPEG-4 advanced video coding
  Randomly Featured Patents
Terminator board holder
Integrated circuit
Automatic flushing system for water tank
Packaging wrap
Content addressable memory
Cooler display rack
Device and method for loading hollow implantation needles with chains of radiation sources for interstitial brachytherapy of tissue
Digital-to-analog converter with power up/down transient suppression and automatic rate switching