Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Flexible circuit routing
Austenitic stainless steel welding wire and welding structure
Content display monitor
Radio frequency power delivery system
Advocate for facilitating verification for the online presence of an entity
Image processor
Performance venue with dynamic mechanical load management system and method
  Randomly Featured Patents
Method and device for the selective withdrawal of components from complex mixtures
Piston actuated split input transmission synchronizer
Virus-modified tumor vaccines for immunotherapy of tumor metastases
Container holder with fasteners
Image display system
Rinse-added fabric treatment composition, product containing same and methods thereof
Type font
Alarm clock
Method and apparatus for recovering crude pulp stock from municipal waste
Vision assistance device having conductive transparent thin film