Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Anti-GITR antibodies
Method and assembly for determining the temperature of a test sensor
Fluid-borne particle detector
Cooking tray
Method for forming contact hole
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Light fixture
  Randomly Featured Patents
Differential charge pump based phase locked loop or delay locked loop
Method for setting a R-P link in mobile communication system
Optimizing application compiling
Tool calibration system for micromachining system
Bandwidth extension of narrowband speech
Method and system for measuring an alignment of a detector
Position inputting device and video signal processing apparatus
Sole for footwear
Solid state imaging device including a microlens-forming layer
Programmable logic controller having micro-electromechanical system based switching