Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Computerized information and display methods
Electromagnetic sensor cable and electrical configuration therefor
Shot scent dispenser
Hydrofluorocarbon refrigerant compositions for heat pump water heaters
Apparatus and method for foreground detection
System for encrypting and decrypting a plaintext message with authentication
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
  Randomly Featured Patents
Threaded screw trocar with sealing mechanism
Transdermal administration of lisuride
Quoit-like game piece
Oral antibacterial method
Power converter
Method for protection of ethernet traffic in optical ring networks
Blockage-free space fed antenna
Non-chemical aerosol dispenser
Armrest adjustment device