Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Solid state lighting circuit and controls
Link establishment in a wireless communication environment
Bicycle shifting method
Semiconductor device, semiconductor device design method, semiconductor design apparatus, and program
System, apparatus, and method for fast startup of USB devices
Optical multiplexer/demultiplexer
  Randomly Featured Patents
Tube flow shut-off device
Electrochemical machining method and apparatus
Beam diameter expansion of a multi-beam optical information system
Inhibitors of factor Xa and other serine proteases involved in the coagulation cascade
Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism
Facility for intializing a fiber optic data link in one mode of a plurality of modes
Stream aligner
Barracuda-repelling sound generation device
Personnel transport vehicle
Broadband phased array transducer design with frequency controlled two dimension capability and methods for manufacture thereof