Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Method and apparatus for communication
Image forming apparatus and control method therefor
Tuning peg for a stringed instrument
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
Method and apparatus to adjust received signal
Method of fabricating a solar cell with a tunnel dielectric layer
Systems for usage based rate limiting over a shared data link
  Randomly Featured Patents
Driving circuit and organic light emitting diode display device thereof
.beta.-D-ribosidase activity indicators with a chromogenic substrate
Method, medium, and system for managing linked auctions
Load energizing and de-energizing control system and method
Roll support stand
Cabinet latch & electromagnetic shielding enclosure including same
Anisotropic permanent magnet alloy and a process for the production thereof
Catalyst paste composition for electrode
Image formimg apparatus with automatic process cartridge displacement for maintenance
Transmission method and system for facsimile signal