Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Image forming apparatus
Fused heterocyclic compounds as ion channel modulators
Ultrasonic probe
Video transmission method, video transmission system, and video processing apparatus
Pattern matching process scheduler in message passing environment
Suspension clamp for clamping a disk drive suspension to an actuator arm
Method for purification and identification of sperm cells
  Randomly Featured Patents
Microsphere comprising an organic lanthanide metal complex
Spinning rotor for an open-end spinning machine and method for coating the same
Method for creating a photolithography mask
Process for the combined electrochemical production of sodium peroxide disulphate and soda lye
Scent dispersing apparatus
Small target doppler detection system
N-channel voltage regulator
FM Demodulator
Baby-food compositions enhancing visual acuity and methods therefor
Planar motor device, stage unit, exposure apparatus and its making method, and device and its manufacturing method