Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
Stand for food service
Power supply architecture system designer
Assigning runtime artifacts to software components
Method and apparatus for connecting signal lines of multiple layers to certain contacts while preventing connections with other contacts
Data driver and liquid crystal display device using the same
Rules-based approach to transferring and/or viewing medical images
Pandemic protocol for emergency dispatch
  Randomly Featured Patents
Apparatus and method for hydraulic finishing of continuous filament fabrics
Side mower deck for a mower tractor
Cradle for a personal digital assistant
Implant for treatment of male urinary stress incontinence
Descent system
Clip-on strip for RFT/EMI shielding
Process for coating glass
Laser cleaning of components
Sensible air conditioning system and energy minimizer
Nonvolatile semiconductor memory device having protection function for each memory block