Resources Contact Us Home
Failsafe and tolerant driver architecture and method

Image Number 3 for United States Patent #7834653.

A method includes controllably utilizing a control signal generated by an Input/Output (IO) core to isolate a current path from an external voltage supplied through an IO pad to a supply voltage by transmitting a same voltage at an input terminal of a transistor, configured to be part of a number of cascaded transistors of an IO driver of an interface circuit, to an output terminal thereof during a failsafe mode of operation and a tolerant mode of operation. The method also includes feeding back an appropriate voltage to a floating node created by the isolation of the current path, and controlling a voltage across each transistor of the number of cascaded transistors to be within an upper tolerable limit thereof through an application of a gate voltage to each transistor derived from the supply voltage or the external voltage supplied through the IO pad.

  Recently Added Patents
System and method of automatic piloting for in-flight refuelling of aircraft, and aircraft comprising said system
Video editing apparatus
Battery pack with interchangeable circuit substrates
Handheld electronic device with text disambiguation employing advanced editing feature
Method, system and program for securing redundancy in parallel computing system
  Randomly Featured Patents
Fluorinated compounds containing functional groups
Body gym exerciser
Split-cycle cooler with improved pneumatically-driven cooling head
Method for compacting spent nuclear reactor fuel rods
Corrosion testing method
Auto-selecting, auto-ranging contact/noncontact voltage and continuity tester
Method for operating a binaural hearing system as well as a binaural hearing system
High voltage silicon carbide MOS-bipolar devices having bi-directional blocking capabilities
Catamenial tampon
Light emitting diode lamp and method for producing thereof