Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Adaptive forward error corrector and method thereof, and TDD radio repeating apparatus using the same










Image Number 3 for United States Patent #7826801.

An adaptive feedback estimation and cancellation (AFEC) apparatus includes: a controller for generating and outputting control information by using a synchronization signal from an external synchronization acquisition unit and base station information, in order to remove a feedback signal that exists in a forward/reverse repeater signal to be repeated and then send the forward/reverse repeater signal; a first feedback prediction canceller for adaptively removing a feedback signal that exists in the forward repeater signal based on the control information from the controller and automatically adjusting the gain of the forward repeater signal; and a second feedback prediction canceller for adaptively removing a feedback signal that exists in the reverse repeater signal based on the control information from the controller and automatically controlling the gain of the reverse repeater signal.








 
 
  Recently Added Patents
Plants and seeds of hybrid corn variety CH717591
Integrated touch screen
Systems and methods for facilitating communication with foundation fieldbus linking devices
Surface modification
Real-time demand prediction in a fast service restaurant environment
Image forming apparatus having exhaust fan
Human renal disease marker substance
  Randomly Featured Patents
Sewing machine with fabric-supporting arm and add-on table
Serine-threonine kinase gene
Display container for promotional material
Method and apparatus for spectrophotometry
Power management system for integrated circuits
Modeling manufacturing processes to include defined markers
Process for controlling a robot arm by defining substitution paths
Film digitize device and picture management program
Live circuit resistance measurement system and method
Signal loss detector for high-speed serial interface of a programmable logic device