Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write protection of subroutine return addresses










Image Number 5 for United States Patent #7809911.

Exemplary methods, systems, and products are described that operate generally by moving subroutine return address protection to the processor itself, in effect proving atomic locks for subroutine return addresses stored in a stack, subject to application control. More particularly, exemplary methods, systems, and products are described that write protect subroutine return addresses by calling a subroutine, including storing in a stack memory address a subroutine return address and locking, by a computer processor, the stack memory address against write access. Calling a subroutine may include receiving in the computer processor an instruction to lock the stack memory address. Locking the stack memory address may be carried out by storing the stack memory address in a protected memory lockword. A protected memory lockword may be implemented as a portion of a protected content addressable memory.








 
 
  Recently Added Patents
Electronic device
End to end email monitor
Method for detecting security error in mobile telecommunications system and device of mobile telecommunications
Instrumenting configuration and system settings
Method and laser receiver for acoustically indicating a laser beam
Containers having radio frequency identification tags and method of applying radio frequency identification tags to containers
Systems and methods for adaptive error thresholds or adaptive modulation schemes based on atmospheric conditions
  Randomly Featured Patents
Operational amplifier circuit having adjustable bias current
Peptide immunogens for vaccination against and treatment of allergy
Lapping or grinding apparatus and method
Toner for electrostatic image development
Stepless locking device for an adjustable seat of a vehicle
Evanescent-wave star coupler on a substrate
AUTOMATIC IDENTIFICATION LEVEL CONTROL CIRCUIT, IDENTIFICATION LEVEL CONTROL METHOD, AUTOMATIC IDENTIFICATION PHASE CONTROL CIRCUIT, IDENTIFICATION PHASE CONTROL METHOD, OPTICAL RECEIVER, AND
Method for provisioning a terminal device in a multi-user setting
Silicon nitride ceramics containing crystallized grain boundary phases
Hybrid maps with embedded street-side images