Resources Contact Us Home
Write protection of subroutine return addresses

Image Number 2 for United States Patent #7809911.

Exemplary methods, systems, and products are described that operate generally by moving subroutine return address protection to the processor itself, in effect proving atomic locks for subroutine return addresses stored in a stack, subject to application control. More particularly, exemplary methods, systems, and products are described that write protect subroutine return addresses by calling a subroutine, including storing in a stack memory address a subroutine return address and locking, by a computer processor, the stack memory address against write access. Calling a subroutine may include receiving in the computer processor an instruction to lock the stack memory address. Locking the stack memory address may be carried out by storing the stack memory address in a protected memory lockword. A protected memory lockword may be implemented as a portion of a protected content addressable memory.

  Recently Added Patents
Silicone hydrogel, lens for eye and contact lens
Method and apparatus for reacquiring lines in a cache
System and method for enhanced transaction payment
Methods for isolating ligands of the human bitter taste receptor TAS2R49
Account and customer creation in an on-line banking model
Vehicle fender
Apparatus, method and program for image receipt, processing, conversion, and delivery to and from a plurality of external apparatuses
  Randomly Featured Patents
Amido-thiophene compounds and their use
Method and apparatus for blood glucose testing from a reversible infusion line
Injection timing control system for fuel-injection pump for engine
Remote control for architectural covering
Fast drying ink jet ink compositions for capping ink jet printer nozzles
Process for the production of products from naturally-occurring magnesium orthosilicate-rich rocks
Baby carrier
Escalator roller degradation monitor device
Automatic lens design and manufacturing system
Wand turn-on control