Resources Contact Us Home
Write protection of subroutine return addresses

Image Number 2 for United States Patent #7809911.

Exemplary methods, systems, and products are described that operate generally by moving subroutine return address protection to the processor itself, in effect proving atomic locks for subroutine return addresses stored in a stack, subject to application control. More particularly, exemplary methods, systems, and products are described that write protect subroutine return addresses by calling a subroutine, including storing in a stack memory address a subroutine return address and locking, by a computer processor, the stack memory address against write access. Calling a subroutine may include receiving in the computer processor an instruction to lock the stack memory address. Locking the stack memory address may be carried out by storing the stack memory address in a protected memory lockword. A protected memory lockword may be implemented as a portion of a protected content addressable memory.

  Recently Added Patents
MEMS structure and method for making the same
Polyureas made from aminocrotonates and enaminones
Cryptographic key split combiner
Image forming apparatus and control method therefor
Toy ball
Electronic device with embedded antenna
Wafer recycling method
  Randomly Featured Patents
Seismic activity predictor including a dielectric for receiving precursor seismic electromagnetic waveforms
Hot isostatic pressure furnace with enhanced insulation properties
Automatic quilting machine for specialized quilting of patterns which can be created by utilizing computer graphics in conjunction with a reprogrammable computer
Method and an apparatus for the treatment of exhaust gas from an IC engine
Nuclear spectroscopy signal stabilization and calibration method and apparatus
Table-top radio
Beverage maker appliance
Tail rotor
Hydrostatic support apparatus
Voltage controlled oscillator