Resources Contact Us Home
Write protection of subroutine return addresses

Image Number 2 for United States Patent #7809911.

Exemplary methods, systems, and products are described that operate generally by moving subroutine return address protection to the processor itself, in effect proving atomic locks for subroutine return addresses stored in a stack, subject to application control. More particularly, exemplary methods, systems, and products are described that write protect subroutine return addresses by calling a subroutine, including storing in a stack memory address a subroutine return address and locking, by a computer processor, the stack memory address against write access. Calling a subroutine may include receiving in the computer processor an instruction to lock the stack memory address. Locking the stack memory address may be carried out by storing the stack memory address in a protected memory lockword. A protected memory lockword may be implemented as a portion of a protected content addressable memory.

  Recently Added Patents
Method of forming an isolation structure
Image correction method
Power transmission control device for vehicle
Statistical identification of instances during reconciliation process
Flat display panel and method for forming the same
Surface-emitting laser light source using two-dimensional photonic crystal
System and method for managing investment funds
  Randomly Featured Patents
Quick connect connector
Make-break devices
Adaptive front and rear wheel steering system
Acceleration sensor for vehicle wheel braking anti-lock controller
Off-axis coupled etalon interferometers
Light scanning device
Thiophosphonate inhibitors of phosphatase enzymes and metallophosphatases
Gaming device having multiple selection large award bonus scheme
Shaving apparatus
Attitude angle detecting apparatus