Resources Contact Us Home
Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same

Image Number 13 for United States Patent #7800118.

An array substrate includes a transparent substrate, a switching element, an insulating layer and a pixel electrode. The switching element includes a gate electrode formed on the transparent substrate and connected to a gate line, a channel layer formed on the gate electrode and extended in a first direction, a source electrode formed on the transparent substrate and connected to a source line and a drain electrode formed on the channel layer to cover the channel layer. The insulating layer has a contact hole to partially expose the drain electrode and the transparent substrate. The pixel electrode is connected to the drain electrode through the contact hole. When the above array substrate is employed in a liquid crystal display panel, the array substrate reduces pixel defect.

  Recently Added Patents
Floor standing rack
Message processing method and apparatus based on the SIP protocol and an IP communication system
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Method of adenoviral vector synthesis
Vehicle display system or projection display for a motor vehicle, and calibration method
Error detection and recovery tool for logical volume management in a data storage system
Probe for ultrasound diagnostic apparatus
  Randomly Featured Patents
System and method for rapid preheating of an automotive fuel cell
Embedding global barrier and collective in torus network with each node combining input from receivers according to class map for output to senders
User information notifying method, system and apparatus
Data receiver using approximated bit metrics
Process for bleaching and increasing the ion-exchange capability of sepiolite
Indoor/outdoor fireplace apparatus
Printer with image reading function
Hot rail wheel bearing detection system and method
Semiconductor interconnect structure for high temperature applications
Method and installation for laser welding with a N.sub.2/He gas mixture, the N.sub.2/He content being controlled according to the laser power