Resources Contact Us Home
Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same

Image Number 13 for United States Patent #7800118.

An array substrate includes a transparent substrate, a switching element, an insulating layer and a pixel electrode. The switching element includes a gate electrode formed on the transparent substrate and connected to a gate line, a channel layer formed on the gate electrode and extended in a first direction, a source electrode formed on the transparent substrate and connected to a source line and a drain electrode formed on the channel layer to cover the channel layer. The insulating layer has a contact hole to partially expose the drain electrode and the transparent substrate. The pixel electrode is connected to the drain electrode through the contact hole. When the above array substrate is employed in a liquid crystal display panel, the array substrate reduces pixel defect.

  Recently Added Patents
Methods and systems for achieving print uniformity using reduced memory or computational requirements
Liquid crystal display device, panel and panel manufacture method thereof
Chamber assembly for jewelry
Exposure apparatus, and device manufacturing method
System and method for automatic decommissioning of network participants by closing select circuits in order to change a plurality of mechanical states of the network participants
Maximum-likelihood MIMO demodulation for frequency-selective channels
Grounded electrode for a plasma processing apparatus
  Randomly Featured Patents
Single-shot semiconductor processing system and method having various irradiation patterns
Exercising means
Corrosion resistant magnetic component for a fuel injection valve
Apparatus for preparative gel electrophoresis
Head wheel arrangement having a rotating nuts with reduced backlash for a recorder
Apparatus and method for pumping well fluids and debris
Thermoelectric generators incorporating phase-change materials for waste heat recovery from engine exhaust
Rearview mirror
Stereoscopic picture separation for phosphor lag reduction in PDP
Method for integrating high voltage and high speed bipolar transistors on a substrate and related structure