Resources Contact Us Home
Trace optimization via fusing operations of a target architecture operation set

Image Number 7 for United States Patent #7797517.

Reference architecture instructions are translated into target architecture operations. Sequences of operations, in a predicted execution order in some embodiments, form traces. In some embodiments, a trace is based on a plurality of basic blocks. In some embodiments, a trace is committed or aborted as a single entity. Sequences of operations are optimized by fusing collections of operations; fused operations specify a same observable function as respective collections, but advantageously enable more efficient processing. In some embodiments, a collection comprises multiple register operations. Fusing a register operation with a branch operation in a trace forms a fused reg-op/branch operation. In some embodiments, branch instructions translate into assert operations. Fusing an assert operation with another operation forms a fused assert operation. In some embodiments, fused operations only set architectural state, such as high-order portions of registers, that is subsequently read before being written.

  Recently Added Patents
Driving support device, method, and program
Resonant conversion system with over-current protection processes
Resuming piecewise calibration of a real-time-clock unit after a measured offset that begins at the next calibration period
Heterogeneous language data typing without executable regeneration
Case for electronic device
Method and apparatus for receiving signals in a MIMO system with multiple channel encoders
Image forming apparatus and method of translating virtual memory address into physical memory address
  Randomly Featured Patents
Lawn mower
SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment
Therapeutic ball
Apparatus for associating cache memories with processors within a multiprocessor data processing system
Method and composition for polishing a substrate
Use of sulfur containing initiators for anionic polymerization of monomers
Drill bit
Image processing module with less line buffers
Capacitive pressure transducer with reference capacitor