Resources Contact Us Home
Trace optimization via fusing operations of a target architecture operation set

Image Number 7 for United States Patent #7797517.

Reference architecture instructions are translated into target architecture operations. Sequences of operations, in a predicted execution order in some embodiments, form traces. In some embodiments, a trace is based on a plurality of basic blocks. In some embodiments, a trace is committed or aborted as a single entity. Sequences of operations are optimized by fusing collections of operations; fused operations specify a same observable function as respective collections, but advantageously enable more efficient processing. In some embodiments, a collection comprises multiple register operations. Fusing a register operation with a branch operation in a trace forms a fused reg-op/branch operation. In some embodiments, branch instructions translate into assert operations. Fusing an assert operation with another operation forms a fused assert operation. In some embodiments, fused operations only set architectural state, such as high-order portions of registers, that is subsequently read before being written.

  Recently Added Patents
Synchronization of web applications and media
Profiled rail for advertising/display units
Touch screen tablet
Systems and/or methods for using air/wind power to charge/re-charge vehicle batteries
Shape based similarity of continuous wave doppler images
Image forming apparatus assembled with a fixing member and a pressing member
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
  Randomly Featured Patents
N-(substituted benzyloxy) imine derivatives and method of use thereof
Cutting blade
Paintball gun and light emitting projectile-type ammunition for use therewith
Two-dimensional auto compensated multi-axis tolerance adaptive system
Coax-to-microstrip transition
Developing apparatus and developer cartridge
WDM ring transmission system
Retainer assembly for mold plate
Memory device interface
Semiconductor plating system workpiece support having workpiece engaging electrodes with distal contact part and dielectric cover