Resources Contact Us Home
Trace optimization via fusing operations of a target architecture operation set

Image Number 7 for United States Patent #7797517.

Reference architecture instructions are translated into target architecture operations. Sequences of operations, in a predicted execution order in some embodiments, form traces. In some embodiments, a trace is based on a plurality of basic blocks. In some embodiments, a trace is committed or aborted as a single entity. Sequences of operations are optimized by fusing collections of operations; fused operations specify a same observable function as respective collections, but advantageously enable more efficient processing. In some embodiments, a collection comprises multiple register operations. Fusing a register operation with a branch operation in a trace forms a fused reg-op/branch operation. In some embodiments, branch instructions translate into assert operations. Fusing an assert operation with another operation forms a fused assert operation. In some embodiments, fused operations only set architectural state, such as high-order portions of registers, that is subsequently read before being written.

  Recently Added Patents
Method of manufacturing semiconductor devices using ion implantation
Developing device
Method and apparatus for communicating electronic service guide information in a satellite television system
Device and implantation system for electrical stimulation of biological systems
Routing of data including multimedia between electronic devices
Sabatier process and apparatus for controlling exothermic reaction
  Randomly Featured Patents
Method for preventing the oxidation of lipids in animal and vegetable oils and compositions produced by the method thereof
Tilt latch device
Inorganic foundry binder systems and their uses
Method and apparatus for preventing chip breakage during semiconductor manufacturing using wafer grinding striation information
Suitcase protection strip
Fuel pumping apparatus
Rechargeable battery
Distributed network communication system which enables multiple network providers to use a common distributed network infrastructure
Data output buffer circuit for a SRAM
Border piece for wall fabric