Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Capacitor below the buried oxide of SOI CMOS technologies for protection against soft errors










Image Number 8 for United States Patent #7791169.

Disclosed is a semiconductor structure that incorporates a capacitor for reducing the soft error rate of a device within the structure. The multi-layer semiconductor structure includes an insulator-filled deep trench isolation structure that is formed through an active silicon layer, a first insulator layer, and a first bulk layer and extends to a second insulator layer. The resulting isolated portion of the first bulk layer defines the first capacitor plate. A portion of the second insulator layer that is adjacent the first capacitor plate functions as the capacitor dielectric. Either the silicon substrate or a portion of a second bulk layer that is isolated by a third insulator layer and another deep trench isolation structure can function as the second capacitor plate. A first capacitor contact couples, either directly or via a wire array, the first capacitor plate to a circuit node of the device in order to increase the critical charge, Qcrit, of the circuit node.








 
 
  Recently Added Patents
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Light emitting diode package and method of fabricating the same
Surface modification
Writing implement
Faucet
Manufactured product configuration
Adaptive block pre-fetching method and system
  Randomly Featured Patents
Imidazoquinoxaline compounds and their preparation and use
Environmental stress failure resistant polycarbonate
Connector assembly for interconnecting electrical connectors having different orientations
Molten core retention assembly
Method of electrostatic powder spray coating
Key signal producing apparatus for video picture composition
Hay bale feeder for animals
Motor vehicle steering system
Fuel tank
Screw vacuum pump with a reduced starting load