Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Semiconductor device and method of manufacturing the same
Error detection and recovery tool for logical volume management in a data storage system
Packet transmission system and fault recovery method
Washing machine
Device in a system operating with CAN-protocol and in a control and/or supervision system
Computer implemented apparatus for generating and filtering creative proposal
Cross-linkable compositions
  Randomly Featured Patents
Cosmetic composition
Antistatic plastic articles
Differential amplifier
Apparatus for reconstituting and applying liquids and method of using same
Material handling vehicle display panel
In-band QoS signaling reference model for QoS-driven wireless LANs
Half-bridge-type control signal generating circuit and method thereof
Method and controller for identifying double tap gestures
Thin-film transistor
Zwiterionic 2-alkyl imidazolines as emulsifying agents for oil based drilling fluids