Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
ESD protection circuit and ESD protection device thereof
High performance adaptive switched LED driver
Soybean cultivar BY0811143
Automatic search system and method
Structure of pixel electrode
Image processing apparatus and image processing method
Image forming apparatus with an improved density adjustment unit
  Randomly Featured Patents
Collapsible pallet
System and method for advancement of vocabulary skills and for identifying subject matter of a document
Golf game
Covered container or the like
Multiple phase fuel supply system for internal combustion engine
Method and apparatus for state analysis
Substituted 2-thio-3,5-dicyano-4-phenyl-6-aminopyridines and the use of the same
Vertically retractable door system for a stamping press
Sustained release drug delivery systems comprising a water soluble therapeutic agent and a release modifier
Method and apparatus for producing printing patterns