Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle










Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.








 
 
  Recently Added Patents
Schottky diode and method of manufacture
Chemical method of making a suspension, emulsion or dispersion of pyrithione particles
Sending notification of event
User-initiated quality of service modification in a mobile device
Integrated circuit devices having conductive structures with different cross sections
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
LED string with a capability to maintain a current path and LED unit thereof
  Randomly Featured Patents
Process for producing composite membrane
Air hydroxylation of diamondoids
Drive-by restaurant order stand with illuminated rotating menu
Clock timing controller for a plurality of LSI chips
Cosmetic container
Can end handling system
Control device for a variable damper
Variety corn line NPAA2675
Aromatic carboxylic acid derivatives
Die for, method of making, and fastener with lobed primary thread lead and interposed dual auxiliary thread lead with improved substrate entry end portion