Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Method for eliciting an immune response to human telomerase reverse transcriptase
Lithographic apparatus and device manufacturing method
Vehicle and method for controlling vehicle
Rotating sunlight/light beam for fractional/beneficial use
Crowd formation based on wireless context information
  Randomly Featured Patents
Fluid flow-restricting seals or baffles
One-way valve, valve unit assembly, and ink cartridge using the same
Mobile communications terminal and method
Propelled pontoon chair
Compact excimer laser
Planar light source device and display device using the same device
Machine tool with tool magazine
Direct current (DC) to alternating current (AC) generation
Devices, systems and methods for medicament delivery
Dock with plural cleaning heads