Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
System and method for delivering content to a user of a telephony device
Pattern inspection method, pattern inspection apparatus and pattern processing apparatus
Lubricating oil composition for refrigerators and compressors with the composition
Advanced CMOS using super steep retrograde wells
Global navigation receiver
Nanobodies against tumor necrosis factor-alpha
  Randomly Featured Patents
Automatic payment system using RF ID tags
Electrodesorption system for regenerating a dielectric adsorbent bed
Monoclonal antibody to human protein C
Hands-free bar code scanner with finger activated optical control
Method for coating back-cloth with a powdery synthetic product
Anchor and method for constructing same
Split gate flash memory with buried source to shrink cell dimension and increase coupling ratio
Expandable packer with anchoring feature
Faucet handle
Method and apparatus for selectively dispensing hot water or hot beverages