Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Vehicle control system
Document layout method
Nonvolatile semiconductor memory device and method of manufacturing the same
Controlling transmission resources in mobile radio systems with dualtransfer mode
Human embryonic stem cell methods and PODXL expression
PMI feedback with codebook interpolation
Communication apparatus, and method and program for controlling same
  Randomly Featured Patents
Apparatus and method for processing a semiconductor lead frame
Heat transfer pipe for refrigerant mixture
Integrated circuit memory cell array using a segmented word line
Methods and apparatus for resolving wireless signal components
Personalized voice activity detection
Anionic and cationic silicone emulsions
Use of interactive messaging channels to verify endpoints
Mechanism for the transportation of objects
Preparation of cyclohexanol derivatives and novel thioamide intermediates