Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Method and apparatus for managing communication services for user endpoint devices
Photoelectric conversion module
Redistribution layer (RDL) with variable offset bumps
Display screen or portion thereof with graphical user interface
Display screen with an animated graphical user interface
Contact detection between a disk and magnetic head
Adjusting dental prostheses based on soft tissue
  Randomly Featured Patents
Method and apparatus for limiting a transmission in a dispatch system
Display stand for hair brushes
In-plane switching liquid crystal display device and method of fabricating the same
Process for preparing ceramic fibers from polysiloxanes
Fruit gripper head assembly
Fungicide N-cycloalkyl-benzyl-amide derivatives
Vehicle exterior rear view mirror
Biofeedback therapy system
High aspect ratio and multi-curvature separator, and hybrid air cleaner using the same
Polyhedral organosilicon compound and method for producing the same