Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Tray for microwave cooking and folding of a food product
Vehicle grille
System and method for removing oxide from a sensor clip assembly
Aqueous composition with agents to inhibit water evaporation
Portable electric circular saw
Method and an apparatus for processing an audio signal
Contact lens material
  Randomly Featured Patents
Mold for footwear bottoms
Pipe coupler for various size flanges
Doweling jig
Wide instruction word graphics processor
Cyclopentene derivatives useful as antagonists of the motilin receptor
Logging apparatus having a wall engaging pad with longitudinally aligned detecting devices
Pheresis apparatus
Handheld shower
Process for preparing particulate aluminum metal for adsorbing mercury from natural gas
Measurement support system and measurement support method