Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Housing for gas flow indicator
Display screen with graphical user interface
Network traffic demotion
System and method for deriving cell global identity information
Case for electronic device
Methods for diagnosing irritable bowel syndrome
Semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Multiple socket compatible plug
Intravascular filter retrieval device having an actuatable dilator tip
Complementary signal generator
Assay for asymmetrical NG, NG dimethyl-l-arginine
Optimized interleaver and/or deinterleaver design
Low-temperature oxidation method for the recovery of heavy oils and bitumen
Process for forming tubular components
Memory circuit with increased operating speed
Method and apparatus for measuring surface profile of an object
Lead-acid battery having a fluid compartment for reducing convection-induced heat transfer