Resources Contact Us Home
Information processing device having arrangements to inhibit coprocessor upon encountering data that the coprocessor cannot handle

Image Number 5 for United States Patent #7788469.

A hardware accelerator is used to execute a floating-point byte-code in an information processing device. For a floating-point byte-code, a byte-code accelerator BCA feeds an instruction stream for using a FPU to a CPU. When the FPU is used, first the data is transferred to the FPU register from a general-purpose register, and then an FPU operation is performed. For data, such as a denormalized number, that cannot be processed by the FPU, in order to call a floating-point math library of software, the processing of the BCA is completed and the processing moves to processing by software. In order to realize this, data on a data transfer bus from the CPU to the FPU is snooped by the hardware accelerator, and a cancel request is signaled to the CPU to inhibit execution of the FPU operation when corresponding data is detected in a data checking part.

  Recently Added Patents
Synthesis of 8-amino boron dipyrromethenes having blue fluorescence
Statistical information collection from one or more device(s) in storage communication with a computing platform
Digital video disc player
Accessing device via communication protocol selection
Organic light emitting device connection methods
Stabilization of dicarbonate diesters with protonic acids
PLL circuit
  Randomly Featured Patents
Pot-type oil burner
Translation machine
Diamond cut
Shaft abutment screw, especially for an electric motor, and a method of making such a screw
Ventilation port and EMI wave-guide for electronic equipment
Tunable grating device and optical communication devices and systems comprising same
Self-routing switch method and circuit for an ATM switch
White organic electroluminescent devices with improved stability and efficiency
Secure upstream transmission in passive optical networks