Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Semiconductor memory device, test circuit, and test operation method thereof
Enhanced telephony services
Establishing a social network
Apparatus and method for multiplying frequency of a clock signal
System and method for text input with a multi-touch screen
Method for editing a media clip in a mobile terminal device, a terminal device utilizing the method and program means for implementing the method
  Randomly Featured Patents
Compositions comprising sclareol or derivatives thereof and uses thereof
Method of forming multi-level coplanar metal/insulator films using dual damascene with sacrificial flowable oxide
Underfill encapsulant for wafer packaging and method for its application
Polyamide-rubber blended composition
Perpendicular magnetic recording medium and magnetic recording/reproduction apparatus
Marine acoustic array configured for tow noise reduction
Paper tray for a copying machine
System and method for dynamically managing power consumption of integrated circuitry
Hot start open nozzle fuel injection systems
Picture frame