Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Systems and methods for processing supplemental information associated with media programming
Hybrid fin field-effect transistor structures and related methods
Providing multiple decode options for a system-on-chip (SoC) fabric
Cationic polymers for antimicrobial applications and delivery of bioactive materials
Doherty amplifier circuit
Measuring device and measuring method that use pulsed electromagnetic wave
Resin composition and display device using the same
  Randomly Featured Patents
Decontamination method
Method of making integrated circuit embedded with non-volatile programmable memory having variable coupling
Light emitting device
Air brake control valve with combined graduated and direct release
Depilatory wax automatic dispenser on depilatory strips
Glove bag adaptor control
Storage rack for ski equipment
Submerged motor pump having an outer casing which is radially deformable
Hemoregulatory compounds