Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Fine grain voltage scaling of back biasing
Controller with screen
Substituted bicyclic HCV inhibitors
Liquid crystal display
Rotating sunlight/light beam for fractional/beneficial use
Semiconductor process
Architectural panel with bamboo rings heavy density embossed surface
  Randomly Featured Patents
Connection inhibition apparatus and method
Video signal aspect ratio conversion apparatus
Therapy assessment with ultrasound contrast agents
Catalysts for the hydrotreatment of hydrocarbons and their preparation
Support post
Electric pencil sharpener
Uronic oxidation of cellulose
Portable drawing surface with interchangeable components
Electric junction box
In-duct cleaning apparatus