Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Oscillation circuit
Coordinate measuring device and method for measuring with a coordinate measuring device
Carrier sense multiple access (CSMA) protocols for power line communications (PLC)
Device to control force required to depress accelerator pedal
Base station, relay station, and bandwidth allocation method
Techniques for distributed storage aggregation
Verifiable service policy implementation for intermediate networking devices
  Randomly Featured Patents
Pockels cell and optical switch with pockels cell
Illuminating sleeve for a cigar lighter, in particular for a motor vehicle
Optical metronomes
Method of administering a medicinal aerosol formulation
Flow controller
Improvement in blade systems for shaving apparatus
Near-field optical probe
Respiratory air filter
Antigenic epitopes present on membrane-bound but not secreted IgA