Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Verification of computer-executable code generated from a model
SONOS stack with split nitride memory layer
Email certificates
Computing device with improved user interface for applications
Strongly bound carbon nanotube arrays directly grown on substrates and methods for production thereof
Light emitting diode package and method of fabricating the same
  Randomly Featured Patents
System and method for better testability of OTP memory
System and method for disaster recovery in an open metering system
Gas-liquid contacting method
Laser machining apparatus
Swapping apparatus with reduced secondary storage based on frequency of use of page regions
Zinc alloy for use with electrode
Optical transmission line and method of manufacture
Pipe joints
Measurement scanner for semi-conductor
Production of thermoset water-in-oil emulsions