Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Semiconductor memory device and manufacturing method thereof
Compound containing a carbon or an oxygen isotope, preparation and use thereof, and composition comprising thereof
Lubricating oil compositions
Pear tree named `PremP109`
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Method of preparing enteric hard capsule and enteric hard capsule prepared thereby
Extract of Vanilla planifolia
  Randomly Featured Patents
Apparatus and method for recovering fluids from a well and/or injecting fluids into a well
Growth of thallium-doped silicon from a tin-thallium solution
Snap-in visor mount
Method and apparatus for substituting a higher quality audio soundtrack for a lesser quality audio soundtrack during reproduction of the lesser quality audio soundtrack and a corresponding vis
Cell phone projector
Method and apparatus for correcting unadjusted threshold arrays for halftoning by use of parameterized transfer functions that generate adjusted threshold arrays at run time
Static memory adopting layout that enables minimization of cell area
Process and apparatus for reducing a picture with fine line disappearance prevention
Portable and compact grill apparatus
Optical bus