Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Method and computer system for automatic vectorization of a vessel tree
Blur correction device and imaging apparatus
Titanium compounds and complexes as additives in lubricants
Direct mode adapter based shortcut for FCoE data transfer
Techniques to manage communications resources for a multimedia conference event
Process for the preparation of diene polymers of statistical vinylarene-diene copolymers
Categorizing bit errors of solid-state, non-volatile memory
  Randomly Featured Patents
Sharpener for phillipshead screwdrivers
Method and apparatus for removing mud from around and inside of casings
Air seeding boot
Apparatus for the removal of ammonium carbamate from a urea-synthesis solution
Pneumatic booster
Hydrogen-functional silylated polymethylsilsesquioxane
Method and apparatus for aligning a rotor position transducer
Polymer having a sulfonic group or a sulfonate group and an amide group and method of producing same
Non-aqueous electrolyte solution and non-aqueous electrolyte solution secondary battery using the same
Apparatus and method for controlling a bit line sense amplifier having offset compensation