Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Method and apparatus for playback of content items
Image processing apparatus and method for defining distortion function for synthesized image of intermediate view
Layout for antenna loops having both functions of capacitance induction and electromagnetic induction
Die package
Lubrication and lubricating oil compositions
Device package and methods for the fabrication and testing thereof
System and method for media lifecycle management for recorded media in a contact center environment
  Randomly Featured Patents
Method of making an extremely fine-grained titanium-based carbonitride alloy
Device and method to pop corn
Extracting position information using user data
Method and apparatus for determining a value of slippage in the winding of a yarn package
Human glycine transporter type 2
Maximum likelihood angle estimation of wideband signals using phased array antennas
Expression of soluble, active eukaryotic glycosyltransferases in prokaryotic organisms
Electronic chassis having an EMI gasket and integral ventilation holes
Pin and clip fastener
Electrophotographic photoreceptor with two part surface layer