Resources Contact Us Home
Method of fabricating an integrated circuit

Image Number 15 for United States Patent #7759242.

A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.

  Recently Added Patents
Display screen with an animated graphical user interface
Blow moulding machine with compressed air recycling
Invisible fence battery charger
Churn prediction and management system
Thwarting keyloggers using proxies
Synchronization processing circuit and synchronization processing method in wireless communication system
Native NAD-dependent GAPDH replaced with NADP-dependent GAPDH plus NADK
  Randomly Featured Patents
Ion beam lithography process and apparatus using step-and-repeat exposure
Image processing apparatus, image processing method and computer program
8-speed hybrid transmission
LED-illumination-type DMD projector and optical system thereof
Unagglomerated core/shell nanocomposite particles
Computer unit
Knock detecting apparatus for internal combustion engines
Multi-regulator power supply chip with common control bus
Method of manufacturing semiconductor device, and semiconductor device
Secured virtual network in a gaming environment