Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Redundant configuration memory systems and methods










Image Number 5 for United States Patent #7746107.

In one embodiment, a programmable logic device includes a plurality of configuration memory cells and at least one spare configuration memory cell adapted to store configuration data for a memory cell identified within the plurality of configuration memory cells (e.g., identified as a defective memory cell). An address shift register within the device is adapted to provide programming signals to the plurality of configuration memory cells via wordlines. A data shift register within the device is adapted to provide configuration data to the plurality of configuration memory cells via bitlines. The data shift register is further adapted to provide configuration data from the spare configuration memory cell to the identified configuration memory cell.








 
 
  Recently Added Patents
Optical switching device and communications system
Dynamic data filtering system and method
Verification of computer-executable code generated from a model
Developing cartridge
Advocate for facilitating verification for the online presence of an entity
Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus
Direct file transfer between subscribers of a communications systems
  Randomly Featured Patents
Desk
Method, user equipment and network for performing a handover for user equipments in peer-to-peer communication mode, to a cell whose link performance is a predefined value higher than that of
System and method of adjusting viewing angle for display based on viewer positions and lighting conditions
Method for producing superabsorbing polymers
Variable-voltage variable-frequency elevator control apparatus
Statistical tracking for flash memory
Apparatus for supporting electric-component mounter
Leadframe ball grid array package
High-purity Ni-V alloy, target therefrom, high-purity Ni-V alloy thin film and process for producing high-purity Ni-V alloy
Circuit configuration for a multistandard communications terminal